# DESIGN AND IMPLEMENTATION OF AN OVER - CURRENT STATIC RELAY ON A PERSONAL COMPUTER

# by Ersam Rizali Raib

Submitted in Partial Fulfillment of the Requirements
for the degree of
Masters of Science
in
Electrical Engineering
program

Dean of the Graduate School

O8/30/1993

Date

Date

Date

YOUNGSTOWN STATE UNIVERSITY
December, 1993

# **ABSTRACT**

# DESIGN AND IMPLEMENTATION OF AN OVER-CURRENT STATIC RELAY ON A PERSONAL COMPUTER

### Ersam Rizali Raib

Master of science, Electrical Engineering Youngstown State University, 1993

Application of the static relay in a system will improve the efficiency of the current transformer. The static relay does not use a contact mechanism. Static components are divided into two parts: 1) Passive Static and 2) Active Static. This thesis deals with the design and implementation of an over-current static relay on a personal computer.

The implementation of interfacing an over-current static relay with a modern integrated computerized system is presented. The design method significantly increases the accuracy of the current transformer. The use of the static components in this relay design is to improve the reactive speed of the relay as compared to the electromagnetic or conventional relays.

An over-current static relay is desired, and its continuation function on a personal computer is investigated. A digital computer program for simulating the system's response is developed not only for checking the correctness of the program itself, but also as a part of the over-current static relay design.

The concept of trust units with the graphical results and listing of the digital computer simulation are given in this thesis.

# Acknowledgements

First, I wish to thank my thesis advisor Dr. Jalal Jalali for having given me the opportunity to work on my thesis project and for his full support, patience and hours of guidance.

I thank Dr. Salvatore R. Pansino, Chairman of Electrical Engineering Department, and Dr. Mathew Siman for reviewing this thesis and being on my committee. I must also acknowledge the assistance of Mrs. Anna Mae Serrecchio who was always willing to help me.

Finally, I dedicate this thesis to my wife, Connie, and to my parents, Jancy and Ina Raib, whose love, financial support and encouragement enabled me to complete my studies at Youngstown State University.

# **TABLE OF CONTENTS**

- 17. A Turning the DAS-S loverface card	Page No:
ABSTRACT DAS-NINE DAS-NINE	ii
ACKNOWLEGDEMENTS	iii
TABLE OF CONTENTS	iv
LIST OF SYMBOLS	vi
LIST OF FIGURES	ix
LIST OF TABLES	xi
Chapter One	
1. INTRODUCTION	1
1. 1. Identification	1
1. 2. Objective	2
1. 3. Overview	2
Chapter Two	
2. OVER-CURRENT SYSTEM PROTECTION	3
2. 1. Over-current protection	3
2. 2. Over-current relay	3
Chapter Three	
3. STATIC RELAYS	5
3. 1. Over-current static relay	5
Chapter Four	
4. DESIGN OF AN OVER-CURRENT STATIC RELAY	7
4. 1. Current transformer	7
4. 2. Current transformer requirement	7
4. 3. The circuit current reference	9
4. 4. The circuit converter voltage divider	9
4. 5. Operational amplifier	13

# Contents

4. 5. 1.	Inverting op-amp	14
4. 5. 2.	Op-amp comparator	15
4. 5. 3.	Design of the op-amp detector	15
4. 6. Delay		17
4.7. Metra	-Byte DAS-8 card interface	18
4. 7. 1.	Installing the DAS-8 interface card	18
4. 7. 2.	The realization of unit design with the DAS-8 interface	19
<b>Chapter Five</b>		
5. ANALYSIS	AND IMPLEMENTATION	20
5. 1. Design	n construction	20
5. 2. Gain o	control	24
5. 3. Compa		26
5. 4. RC tin	ne delay	28
5. 5. DAS8	Module Box and card interface	29
Chapter Six		
6. EXPERIME	ENTAL DESIGN	31
Experiment	tal design	31
6. 1. Curren	nt reference	32
6. 2. Gain c	control	32
6.3. Compa	arator deliberation of the area of the are	39
	circuit and analysis of the	45
6. 5. Softwa	are design	45
<b>Chapter Seven</b>		
7. CONCLUS	ION	48
Summary		48
APPENDIX 1		50
APPENDIX 2		57
APPENDIX 3		61
APPENDIX 4		69
APPENDIX 5		75
REFERENCES		06

# LIST OF SYMBOLS

Symbol	Definition design	
A	Ampere	
$\boldsymbol{A}$	Internal gain of the operational amplifier	
ac	Alternating current	
β	Gain of the operational amplifier	
C	Capacitor	
CB	Circuit Breaker	
CT	Current transformer	
$^{\circ}C$	Degree Celsius	
D	Diode	
dc	Direct current	
$\Delta t$	Time interval	
$E_{i}$	Input voltage of the operational amplifier	
$E_{o}$	Output voltage of the operational amplifier	
$e_{o}$	Output voltage of the comparator	
f	Frequency	
I	Current	
$I_{ac}$	Sinusoidal current	
$I_{\mathrm{CT}}$	Secondary current of current transformer	
$I_{dc}$	Uni-directional current of the rectifier	
$I_{\mathrm{i}}$	Input current of the operational amplifier	
$I_{m}$	Maximum current	
$I_{rms}$	Sinusoidal current	
$I_{ m L}$	Load current	

$I_{Line}$	Primary current of current transformer
$i_{ m L}$	Load current
$\boldsymbol{k}$	Constant value of resistor and capacitor
$\mu$	micro $(10^{-6})$
m	milli $(10^{-3})$
Ω	Ohm (unit value of resistor)
ω	$2\pi f$
$\pi$	3.1415927
Q	Transfer charge of capacitor
R	Resistance
$R_{a}$	Internal resistance of diode
$R_{\rm i}$	Input resistance of the gain control
$R_{ m f}$	Feedback resistance of the operational amplifier
$R_{ m L}$	Load resistance
r	Ripple factor
T	Time periodic
t	time
τ	RC constant value
$\theta$	Conducting angle of the diode
V	Volt
VA	Unit of the active power
$V_{ac}$	Sinusoidal voltage
$V_{\rm c}$	Voltage across the capacitor
$V_{\mathrm{CT}}$	Voltage across the current transformer
$V_{ m dc}$	Uni-directional output voltage of the rectifier
$V_{\rm i}$	Input voltage of the RC time-constant circuit
$V_{m}$	Maximum sinusoidal voltage
$V_{ m out}$	Output voltage of the converter voltage divider circuit
$V_{\rm r}$	Ripple voltage
$v_{i}$	Input voltage of the operational amplifier (Appendix Three)

 $v_0$  Output voltage of the operational amplifier (Appendix Three)

Watt Unit of the real power

Z Impedance  $Z_{CT}$  Current transformer impedance  $Z_L$  Load impedance

# LIST OF FIGURES

Figure	Page
Chapter Two	
2-1. Block diagram of an over-current relay.	3
Figure 1. Diode.  Chapter Four	
4-1. Voltage reference of the current transformer.	8
4-2. Converter voltage divider circuit.	13
4-3. Operational amplifier detector circuit.	15
4-4. Graphical result of the op-amp comparator with variable $E_0$ .	16
4-5. Graphical result of the RC time delay circuit	17
Chapter Five	
5-1. Block diagram of the over-current static relay design.	20
5-2. Complete diagram of the over-current static relay design.	22
5-3. Flow chart of the digital computer simulation.	23
5-4. Inverting operational amplifier circuit.	25
5-5. Op-amp comparator circuit.	26
5-6. Graphic characteristics of output $e_0$ .	27
5-7. Characteristic of the delay time and inrush effect.	28
5-8. Wiring connection between PI and DMB.	30
Chapter Six	
6-1. Complete block diagram of the design experimentation.	31
6-2. Current transformer equivalent.	33
6-3. Characteristic relations between the variation of $R_f$ .	
and the delayed output of $E_0$ .	33

6-4. Characteristic of the delayed output $e_0$ proved by $E_0$ .	39
6-5. Characteristic of the RC time-constant.	45
6-6. Final flow chart of the CLI design.	46
Chapter Seven	
7-1. Characterictic of the over-current static relay design.	49
Appendix One	
Figure 1. Diode.	50
Figure 2. Half-wave rectifier.	51
Figure 3. Center tap rectifier (phase inverter).	52
Figure 4. Full-wave bridge rectifier.	52
Figure 5. A capacitor filter.	54
Figure 6. Approximate analysis using a capacitor filter.	55
Table 5-L. Relationship between limit current of $I_{CY}$ with variable of $\beta$ .	
Appendix Two	
Figure 1. Characteristic of the RC time-constant circuit.	59
Appendix Three	
Fig 1. Basic op-amp.	61
Fig 2a. Inside op-amp.	62
Fig 2b. Op-amp equivalent circuit.	63
Fig 3. Zero input op-amp.	64
Fig 4. Inverting op-amp.	64
Fig 5. Summing inverting op-amp.	66
Fig 6. Non-inverting op-amp.	67
Fig 7. Unity gain op-amp.	67
Fig 8 Voltage to current converter	68

# LIST OF TABLES

Table	Page
Chapter Three	
Table 3-1. Comparison between the electromechanic and the static component	ts. 6
Chapter Five	
Table 5-1. Relationship between limit current of $I_{CT}$ with variable of $\beta$ .	26
Table 5-2. Correlation between level and time delay of $e_0$ .	27
puter, we have to combine theory and malestica.  A modest investment in Chapter Six for this research. This research is a second of the combine to the combine theory and the combine the combine theory and the combine the c	
Table 6-1. Gain relation between output $E_0$ and the feedback resistor $R_f$ .	32
Table 6-2. Delayed output $E_0$ with variable of $\beta$ .	33
Table 6-3. Delay time of the output $e_0$ .	39
Table 6-4. Delayed output voltage of $V_c$ .	45

# 1. INTRODUCTION

### 1.1. Identification

This thesis will introduce you to the fascinating and basically simple interface principles that are the basics of the applied over-current static relay, operational amplifier, and computers. Learning to use a current transformer and integrated circuit is like learning to play games on the computer. Pursuing the analogy further, one can't become a master of a computer game just by studying it, one must also play it. To develop skill, knowledge, and appreciation of an interface physical control of a computer, we have to combine theory and application.

A modest investment in a few essential pieces of equipment is recommended for this research. This research is also based on a formula commonly used in current transformers, rectifiers and operational amplifiers. Possibly the most common method of improving accuracy is to use a practice formula to implement current transformers through a computer. Most of these cases assume that the readers already have a profound knowledge of circuits and circuit design.

In addition, the research covers the working principles when using components and working out required values, and it describes in detail the basis for standard (current transformer, rectifier, voltage limiter, time delay, design op-amp comparator) circuits, and the necessary calculations needed to arrive at suitable component values that are used in this research.

When it comes to the computer interface card the problem is a little bit different, but most of the basic command program necessary to activate the interface is listed in Appendix 4. The application program itself is written in BASIC language and uses the

Microsoft Professional Basic Compiler to compile (produce file extension OBJ's) the program application. After compiling the program, it is then combined with the card interface driver program (using Microsoft Linker or Sourcer mixed language) to produce a stand alone program (with the extension name EXE).

In this case, the program must be specifically related to an individual card interface. This method will be adopted in describing an applied over-current static relay on a personal computer procedure.

# 1.2. Objective

Recently, the improvement of the personal computer has made it a necessary tool in many activities. This is not only because of its low power consumption, reasonable speed, and durability, but also because its flexibility makes the personal computer an important tool in many fields.

One of the interfaces called "DAS-8" can be used to make the personal computer applicable to a protection system. Therefore, it's important to use a personal computer to detect the over-current problems that result from power system contingencies.

#### 1.3. Overview

This thesis is organized into four main parts. Chapter Two and Three cover the background knowledge of the basic role requirements of the over-current static relay protection system.

Chapter Four constitutes the second part which describes the pre-application of devices including current transformer requirement, rectification, RC time-constant, and the operational amplifier.

Development of the design and experimentation of the over-current static relay make up the third part, consisting of Chapter Five and Chapter Six. In Chapter Six, the numerical and the graphical results of the unit pre-interface of this over-current static relay system design are given.

Finally, for the fourth part, the conclusion and investigation of the graphical characteristics of the design and implementation of an over-current static relay on a personal computer are provided in Chapter Seven.

# 2. OVER-CURRENT SYSTEM PROTECTION

## 2.1. Over-current protection

When power systems were set-up, the need to add automatic protection systems was soon realized. Equipment responsive to excess currents was the obvious solution. Selectivity was soon needed and the purpose of an over-current relay had to evolve to give discriminating fault protection. Usually, an over-current protection is achieved by a correct utilization of the protective devices.

The over-current relay protection should be able to correctly recognize the need to clear the fault. As a result, settings are very important in realizing the objective of clearing the fault.

# 2.2. Over-current relay

The use of an over-current relay is one solution to protect an electrical line from over-current conditions. The relay must be able to detect the fault and send a command to activate the circuit breakers. Most protection relays have three units as follows:




Figure 2-1. Block diagram of an over-current relay.

## a. Sensing unit

This unit senses a change in the primary current of the current transformer.

# b. Processing and control unit

It has the ability to process the input signal from the sensing unit and sends a command to activate the tripping unit.

# c. Tripping unit

The purpose of this unit is to energize the circuit breaker.

The rating of a relay depends upon the relay reaction in response to different type of faults. Because some faults require clearance in a critical time interval, the time requirements for any relay is:

$$T_{\rm op} = t + t_{\rm CB}$$

 $T_{op}$  = Operation time required for any specific type of fault.

t = Length of time between the relay system receiving the input signal and sending an output command to the circuit breaker.

 $t_{\rm CB}$  = Time for the circuit breaker to clear open.

A relay must be able to react fast enough to clear the fault from the system. The fast reaction of a relay in response to a short circuit plays an important role for the following reasons:

- a. The length of time must be shorter or equal to the Critical Clearing Time (CCT).
- **b.** Holding a short circuit on the power system for a duration of time greater than the Critical Clearing Time will damage the system.

Generally, a conventional over-current relay is operated by a mechanism such as an electromagnetic relay or reed relay. Since these two types of relays need current to operate, the use of power in a current transformer must be designed to be equal to or less than its limit power accuracy.

Because protection systems are being developed rapidly, many designers are trying to use different elements or components such as "Static Relay" to replace the electromagnetic relay and reed relay. The reason for replacing these two types is to reduce the use of power by the current transformer.

# 3. STATIC RELAY

# 3.1. Over-current static relay

Static relays are built from static components. They do not use contact mechanisms. Static components need only a small amount of power to operate, which will improve the performance accuracy of the current transformer.

Static components consist of:

# 1. Active Static

- Tube.
- Solid-state.
- IC (Integrated circuit)
  - \* Linear.
  - \* TTL (Transistor-transistor logic).

# 2. Passive static

- R (Resistor).
- L (Inductor).
- C (Capacitor).

It would be an advantage to use static components over conventional components because of their effectiveness. The comparison between electromechanic and static components is tabulated in Table 3-1.

Table 3-1. Comparison between the electromechanic and the static components.

Function	Electromagnet	Reed	Semiconductor	Thyristor
Input	1 to 3 Watts	0.1 to 3 Watts	10 mWatts	40 mWatts
Switching Capacity.	30 Watts	up to 20 Watts	50 Watts	1200 Watts
Power Gain	10 to 30	7 to 200	5000	30,000
Continuous Current Carrying	5 Amps	1 Amp	1 Amp	5 Amps
Delay	10 mSec	1 or 2 mSec	20 μSec	50 μSec
Contacts	up to 6	up to 6	omer is n <b>1</b> ed to m	. 171 11 00
Ambient temp <sup>o</sup> Range	-5° to 70°C	-5° to 55°C	-20° to 100°C	-20° to 100° C
Affected by Vibration	Yes	Little	No	No
Affected by Corrosive, Atmosphere	Yes	pos No lo r	No No	No

# 4. DESIGN OF AN OVER-CURRENT STATIC RELAY

This design provides the formulability used in static components including passive static and active static. Some instrumentation devices are needed to design an over-current static relay. The main control unit design is determined. Adding a current transformer to this over-current static relay design will transform the high primary current to a low secondary working current.

In a protection system, the current transformer is used to monitor the current level of the electrical line.

#### 4.1. Current transformer

A current transformer is an instrumentation device. Its rating depends upon the characteristics of the current transformer. Most manufacturers provide the formulas which specify the ratings for their current transformers. With modern protective-gear testing equipment, it is possible to rate the relayability of the current transformer when assessing its performance in the laboratory.

In fact, the current transformer accuracy represents the determination of its performance and also can influence its effective uses in protection systems.

# 4.2. Current transformer requirements

Protective current transformers provide the total burden in VA (Volt Ampere) at a rated current of the secondary circuit, including relay, and any other instruments. The winding load must be sufficiently below or equal to the secondary output capability

of the current transformer. For example, \*BS3938 classifies protective current transformers as 5P or 10P, corresponding to a maximum error of 5 percent or 10 percent, at the maximum secondary current.

Protective current transformers are specified in terms of VA (Volt Ampere) at a rated current, with a class and accuracy limit factor, e.g. 10 VA/5 P/15/CT ratio 300:5.

The impedance of burden (10 VA at rated current 5 Amperes) is:




Figure 4-1. Voltage reference of the current transformer.

# Example 1.

- Suppose that resistance of secondary winding is 0.1 Ohm.
- Therfore, total secondary impedance is 0.5 Ohm.
- Secondary *emf* accuracy limit at the rated current of the current transformer is

$$0.5 \times 5 \times 15 = 37.5 \text{ Volts}.$$

The maximum allowable secondary current is

$$37.5 / 0.5 = 75$$
 Amps.

The maximum allowable primary current is

$$75 \times \frac{300}{5} = 4500 \text{ Amps}$$

Justifying the amount of power of the current transformer is important, because power is related to the accuracy performance of the current transformer. Reducing the total power of the current transformer from 12.5 VA to 11VA at the same rated current increases the accuracy. The lowest power of 11VA for the maximum load is chosen to reduce the *emf* at the secondary side of the current transformer.

# Example 2.

-Load impedance of the current transformer is

$$P = I_{\text{CT}}^2 \cdot (Z_{\text{CT}} + Z_{\text{L}}) \rightarrow Z_{\text{total}} = Z_{\text{CT}} + Z_{\text{L}}$$
  
 $Z_{\text{total}} = 11/25 = 0.44 \ \Omega$   
 $Z_{\text{L}} = 0.44 - 0.4 = 0.04 \ \Omega$ 

Secondary emf accuracy limit at rated current is

$$0.44 \times 5 \times 15 = 33 \text{ Volts}$$

The maximun allowable secondary current is

$$33 / 0.44 = 75$$
 Amps.

The maximum allowable primary current is

$$235.71 \times 300/5 = 4500$$
 Amps.

From Example 1 and Example 2, the calculation shows the incremental *emf* accuracy of the current transformer (it is increased about 113.6%).

#### 4.3. The circuit current reference

The relay burden is quoted in VA (Volt Ampere) at the rated setting. The same energy must also be provided at the maximum winding load of the current transformer. This design provides the maximum power of the winding load about 1VA. The CT ratio is 300/5, followed by its data 10VA/5P/15. The rated current is 5 Amperes.

With the CT impedance ( $Z_{\rm CT}$ ) equal to 0.4 Ohm, the load impedance ( $Z_{\rm L}$ ) must be equal to 0.04 Ohm. The total impedance of 0.4 Ohm is chosen here to get the voltage ( $V_{\rm CT}$ ) across the current transformer, which is approximately 2.2 Volts.

Thus, to achieve a CT ratio 300/5 at the rated current of 5 Amps and with a stalled total burden of 11VA, this following formula is applied:

Total secondary impedance is 0.04 + 0.4 = 0.44 Ohm.

Secondary emf at accuracy limit current is

$$(0.4 + 0.04) \times 5 \times 15 = 33$$
 Volts.

Maximum allowable secondary current is = 33 / 0.44 = 75 Amps.

Maximum allowable primary current is =  $75 \times 300/5 = 4500$  Amps.

Therefore, the secondary voltage at the nominal rated current  $(I_{CT})$  is:

$$V_{\text{CT}} = (I_{\text{CT}} Z_{\text{L}}) + (I_{\text{CT}} Z_{\text{CT}}) = 2 + 0.2 = 2.2 \text{ Volts.}$$

# 4.4. The circuit converter voltage divider

This circuit is built from two units:

- Unit rectifier.
- Filter unit.

## Unit rectifier

The nonlinear characteristic of a diode is used to convert alternating currents into unidirectional current. The conversion process is called rectification. A rectifier can be of two types:

Half-wave rectifier.

Full-wave rectifier.

## Half-wave rectifier

The actual diode is represented by an ideal diode with a forward resistance and an internal resistance, where the input current or voltage is

$$I_{ac} = I_m \sin \omega t$$
 or  $V_{ac} = V_m \sin \omega t$ 

The purpose of rectification is to obtain a unidirectional current or voltage. The dc component is the average value of the rectified current or voltage.

$$I_{dc} = \frac{1}{2\pi} \int_{0}^{2\pi} i \, d(\omega t) = \frac{1}{2\pi} \int_{0}^{\pi} \frac{V_{m} \sin \omega t}{(R_{d} + R_{L})} \, d(\omega t) + 0$$

$$= \frac{V_{m}}{2\pi (R_{d} + R_{L})} \left[ -\cos \omega t \right]_{0}^{\pi} = \frac{V_{m}}{\pi (R_{d} + R_{L})}$$

$$I_{dc} = \frac{I_{m}}{\pi}$$

$$V_{dc} = \frac{V_{m}}{\pi}$$

In practice, the dc component is approximately 30% of the maximum value.

# Full-wave rectifier

The full-wave (bridge) rectifier provides a greater dc value from the same input voltage. The dc component is twice as large as in the half-wave rectifier or

$$I_{\rm dc} = \frac{2\,I_{\rm m}}{\pi}$$

$$V_{\rm dc} = \frac{2 V_{\rm m}}{\pi}$$

where

or

$$V_{\rm m} = \sqrt{2} \cdot V_{\rm ac}$$

$$I_{\rm m} = \sqrt{2} \cdot I_{\rm ac}$$

### Filter unit

The desired result of rectification is direct current, but the output currents of the rectifier circuits described obviously still contain large alternating components along with the dc component. As a measure of the effectiveness of rectification one defines the ripple factor (r)

where

$$r = \frac{I_{\rm ac} \text{ or } I_{\rm rms}}{I_{\rm dc}} = \frac{V_{\rm ac} \text{ or } V_{\rm rms}}{V_{\rm dc}}$$

If the ripple factor is low, the circuit is performing the conversion from ac to dc effectively. The ripple factor can be reduced by putting a capacitor across its output. So the ripple voltage is:

$$V_{\rm r} = \frac{I_{\rm dc}}{fC}$$

where f is the frequency and C is the capacitor, or the rectified voltage maximum is:

$$V_{\rm m} = V_{\rm dc} + \frac{I_{\rm dc}}{2fC}$$

# Design of the converter voltage divider circuit

The converter voltage divider circuit will rectify the signal from the current reference circuit and reduce its ripple and limit its output to approximately 1 Volt.

This design, which has a rated current of 5 Amps with a winding load impedance of 0.4 Ohm, will produce a voltage  $V_{\rm CT} = 2.2$  Volts.

So that 
$$V_{\rm m} = \sqrt{2.2} \cdot V_{\rm ct} = 1.4142 \times 2.2 = 3.11 \text{ Volts}$$

$$V_{\rm dc} = \frac{2 V_{\rm m}}{\pi} = \frac{6.22}{3.14} = 1.98 \text{ Volt}$$

Suppose the design requires a dc output voltage of

The ruple voltage is 
$$V_{\text{out}} = 1 \text{ Volt}$$

Where

Capacitor (C) = 
$$470 \mu$$
F

Resistor 
$$(R_1) = 500 \Omega$$

Frequency 
$$(f) = 60 \,\mathrm{Hz}$$




Figure 4-2. Converter voltage divider circuit.

$$V_{\text{out}} = V_{\text{dc}} \frac{R_2}{R_1 + R_2}$$

$$R_1 + R_2 = V_{\text{dc}} R_2 \quad \Rightarrow \quad R_1 = V_{\text{dc}} R_2 - R_2$$

$$R_1 = 1.98 R_2 - R_2$$

$$500 = 0.98 R_2 \quad \Rightarrow \quad R_2 = \frac{500}{0.98} = 510.2 \Omega$$

$$I_{\text{dc}} = \frac{V_{\text{dc}}}{R_1 + R_2} = \frac{1.98}{1010.2} = 1.96 \cdot 10^{-3} \text{ Amp} \equiv 1.96 \text{ mA}$$

The ripple voltage is 
$$V_{\rm r} = \frac{I_{\rm dc}}{fC} = \frac{1.96 \cdot 10^{-3}}{60 \cdot 470 \cdot 10^{-6}} = 0.0695 \text{ Volt}$$

In practice, the effective value of ripple voltage should be between 2% to 10% of the ac value that goes along with the dc component. A benefit of reducing the ripple voltage in this design is the prevention of a spike voltage.

# 4.5. Operational amplifier

One of the most versatile and widely used electronic devices in linear applications is the operational amplifier (op-amp). Op-amps are popular because they are low in cost and simple to use. The name op-amp was given to early high-gain amplifiers designed to perform the mathematical operation of addition, subtraction, multiplication, and division. The modern successor of those amplifiers is the linear integrated circuit op-amp. It inherits the name, works at lower voltages, and is available in a variety of specialized forms. Today's op-amps are used in the fields of process control, communications, computers, power and signal sources, displays, and testing or measuring systems. Basically the op-amp is still a very good high-gain dc amplifier.

# 4.5.1. Inverting op-amp

The inverting operational amplifier is one of the most widely used in op-amp circuits. The input voltage  $(E_i)$  is applied through input resistance  $(R_i)$  to the op-amp's (-) input. Negative feedback is provided by any feedback resistor  $R_f$  to the negative op-amp input. Because one side of  $R_i$  is at  $E_i$  and the other is at 0 Volts, the voltage drop across  $R_i$  is  $E_i$ . The input current  $(I_i)$  through  $R_i$  is found from Ohm's law:

$$I_{i} = \frac{E_{i}}{R_{i}}$$

$$V_{R_{f}} = I_{i} R_{f} = \frac{E_{i}}{R_{i}} R_{f}$$

The current direction here is established by the input voltage forcing the right side of the feedback resistor  $R_f$  to go negative. Therefore, the output voltage  $(E_o)$  is negative when the input voltage is positive.

$$E_{\rm o} = -E_{\rm i} \frac{R_{\rm f}}{R_{\rm i}}$$

The close-loop gain from  $E_i$  to  $E_o$  of this amplifier is set by  $R_f$  and  $R_i$ . It can amplify the ac or the dc signal (Appendix 3). The gain  $(\beta)$  of the operational amplifier is defined:

$$\beta = \frac{E_{\rm o}}{E_{\rm i}} = -\frac{R_{\rm f}}{R_{\rm i}}$$

The load current  $(I_L)$  that flows through load resistance  $(R_L)$  is determined only by  $R_L$  and  $E_o$  and is furnished from the op-amp's output terminal.

Note, 
$$e_0$$
 is present if  $E_0 = I_L = \frac{E_0}{R_L}$  and  $IC_1$  will not have an author


The input current  $(I_i)$  through the  $R_f$  must also be furnished by the output terminal. Note, the output of  $I_0$  is set by the op-amp itself and is usually between 5 to 10 milliAmperes.

## 4.5.2. Op-amp comparator

The op-amp comparator compares a signal of one input with a reference signal of another input. Voltage level detectors use op-amps to solve some types of signal comparison applications.

Output  $e_o$  will occur if (negative input  $E_o$ ) + (positive input  $V_{ref}$ )  $\leq 0$ . The time to reach the maximum value of  $e_o$  depends upon the characteristic slew rate of the op-amp.

# 4.5.3. Design of the op-amp detector



$$E_{\rm i} = V_{\rm dc} \left( \frac{R_2}{R_1 + R_2} \right)$$
 where  $E_{\rm o} = E_{\rm i} \left( -\frac{R_4}{R_3} \right)$ 

$$E_{\rm o} = \left( V_{\rm dc} \frac{R_2}{R_1 + R_2} \right) \cdot \left( -\frac{R_4}{R_3} \right) \quad \Rightarrow \quad E_{\rm o} = V_{\rm dc} \left( -\frac{R_2 R_4}{R_1 R_3 + R_2 R_3} \right)$$

Note,  $e_0$  is present if  $E_0 + V_{\text{ref}} \le 0$  and  $IC_2$  will not have an output  $e_0$  as long  $E_0 \le 0$  or  $E_0 < (-V_{\text{ref}})$ .

From the previous solution (converter voltage divider) one has established the value of  $V_{\text{out}}$  equal to 1 Volt. By substituting  $V_{\text{out}}$  for  $E_i$ , one now has:

$$E_{\rm o} = V_{\rm out} \left( -\frac{R_4}{R_3} \right)$$

where

$$\beta = -\frac{R_4}{R_3} \quad \Rightarrow \quad E_0 = -V_{\text{out}}\beta$$

if  $\beta = 1$  then,  $E_0$  is equal to  $V_{\text{out}}$ . The amplification of  $E_0$  depends on  $\beta$ .

The output  $E_0$  is compared to  $V_{\text{ref}}$ . If  $E_0 \leq V_{\text{ref}}$  (in an op-amp comparator), the output  $e_0$  becomes equal to the supply voltage. The output  $e_0$  represents the time delay from the minimum to the maximum value. By using the computer circuit analysis program (Micro Cap by Spectrum Advanced Circuit Analysis), one would be able to determine the effect of  $\beta$  on the time delay (Figure 4-4) of the circuit.




Figure 4-4. Graphical results of the op-amp comparator with variable  $E_0$ .

# 4.6. Delay unit

The design uses the delay unit as an option. The delay unit here is only used to delay the action of the circuit breaker, because some types of apparent faults require a time delay to prevent the system from incorrectly tripping the circuit breaker, for example, when sensing the inrush effect of an inductive load.

The delay unit in this design uses the RC time-constant circuit. The voltage across a capacitor increases as the charge builds up. After one time-constant the voltage becomes approximately 63% of the source voltage. The expression for the voltage across the capacitor is shown in Appendix 2.

The formula that defines the time t as a function of  $V_i$ 

$$t = RC \ln \frac{V_i}{V_i - V_c}$$

# Level versus Time




Figure 4-5. Graphical result of the RC time delay circuit.

# 4.7. Metra-Byte DAS-8 card interface

Metra-Byte's DAS-8 interface board contains 8 analog input channels, 4 digital input channels, and 3 digital output channels. This board is IBM PC bus compatible and features a high speed 12 bit successive approximation A/D (Analog / Digital) converter with a conversion time of 25  $\mu$ Sec (typically 35  $\mu$ Sec maximum), resulting in data throughput rates in excess of 30 KHz. This card also provides 7 TTL( Transistor-Transistor Logic) / CMOS compatible digital I/O (Input / Output) lines. All of the pin connections are made via a standard 37 pin D male connector, which is connected through the rear panel of the DAS-8 interface card.

DAS-8 provides a fix  $\pm$  5 Vdc input with a resolution to 0.00244 Volt, using a common ground, and it can withstand continuous voltage overloads of  $\pm$  30 Vdc with brief transients to several hundred volts.

The DAS-8 has been designed to provide power so that the interface card can provide versatile solutions for the most demanding applications. Applications include data logging, process control, signal analysis, robotics, energy management, product testing, and laboratory and medical instrumentation.

Using software allows the user to perform many laboratory functions using a single set of tools. All of the commands are menu driven, so there is no need to remember the command sequences. Data acquisition, process control, storage, and screen display are all placed at one's fingertips. This card is strongly recommended for anyone who is involved in the repetitive data experiments and data control analysis.

# 4.7.1. Installing the DAS-8 interface card

Before the DAS-8 card can be used, the Metra-Byte DAS-8 bus card must be installed into an 8 or 16 bits slot of an IBM PC XT or IBM PC AT compatible. The DAS-8 card requires 8 consecutive address locations in the I/O space. The I/O address will be occupied by the internal I/O systems and is determined by the setting of the Base Register Address switches, which are located on the DAS-8 card. To provide the flexibility in avoiding conflict with the DAS-8 I/O base address, the user should read the IBM technical reference manual first.

The DAS-8 I/O address space encompasses the decimal between 256 to 1023 or 100 to 3FF hexadecimal. Placing the memory address on the IBM PC/XT or AT compatible is very important because of potential conflicts with the computer's IRQ (interrupt request) address. Remember, the memory address for the DAS-8 card has

to be separate from the I/O address in the computer that is already in use to avoid a conflict with any add-on memory inside the computer.

Usually, the best address for the card is either hexadecimal 300,308,310 (&H300, &H308, &H310) or decimal 768, 776, and 784. Note, if there is an IBM prototype board installed, and it uses the hexadecimal address from 300 to 31FF, the DAS-8 card should use a different address location (H330 or H340). By running the utility program called "UTIL.EXE," the base address on the DAS-8 card can be set. If this is not done, a conflict with another add-on card will result, or the computer might hang up.

# 4.7.2. The realization of unit design with the DAS-8 interface

The manual instructions of the DAS-8 interface card should be studied before the DAS-8 interface card is used as a part of the over-current static relay design. This interface card allows the user to use many different computer languages to communicate.

The manual of the interface card will introduce the user to all of the significant BASIC commands to activate the I/O (Input-Output) card. Two driver programs are needed when one activate the DAS-8 interface card. One driver program is named DAS8.BIN, and the other one is named DAS8.OBJ. Both of the driver programs are saved in a binary type of file. The driver file with the extension name BIN only allows the programmer to call the driver program via BASIC, and the driver file with the extension name OBJ will allow the programmer to combine the driver with any other computer languages. Usually the program that is already compiled runs faster than the program that runs under BASIC, because the compiled program is already translated into machine code language. The advantage of using the driver with the extension name OBJ is for the flexibility of the programmer to build programs using many computer languages, such as Assembly, Fortran, Pascal or C, and then to combine them with the driver program. The combining of many computer languages requires a computer program tool called "LINK.EXE," known as Microsoft Linker Software.

The program to interface an over-current static relay via DAS8 interface card to a personal computer was written using the Microsoft Quick BASIC command language together with Assembly compiler call (MASM Ver 5.1). All of the programs, including the DAS-8 interface card driver program, are combined using a Microsoft linker.

# 5. ANALYSIS AND IMPLEMENTATION

Block diagram of the over-current static relay is shown in Figure 5-1. The information from the Delay Circuit and PI is used as the main information for DAS-8 bus interface.




Figure 5-1. Block diagram of the over-current static relay.

# 5.1. Design constructions

Construction of the over-current static relay design is shown in Figure 5-2. Gain op-amp is utilized in this design to determine the allowable limit for the secondary current  $(I_{CT})$  of the current transformer. The decision of the secondary current of the current transformer depends upon the value of the feedback resistance  $(R_f)$ .

In this design, the current  $(I_{CT})$  from the current transformer is utilized for producing the main information. By putting a resistor  $(Z_L)$  across the current transformer, one is able to get the voltage  $(V_{CT})$ . The voltage output of the current transformers depends upon the value of the resistor  $Z_L$ .

Where

$$V_{\rm CT} = I_{\rm CT} Z_{\rm CT} + I_{\rm CT} Z_{\rm L} = I_{\rm CT} (Z_{\rm CT} + Z_{\rm L})$$

 $V_{\rm CT}$  = Voltage of the current transformer

 $I_{\rm CT}$  = Secondary current of the current transformer

 $Z_{\rm CT}$  = Impedance of the current transformer

 $Z_{\rm L}$  = Load impedance

The potential  $(V_{CT})$  will be rectified using a full-wave (bridge) rectifier. The voltage that is generated here cannot be used directly, because the voltage still contains both the ac and dc voltages.

A filter C (capacitor) must be placed across its output  $(V_{dc})$  in order to reduce this ac voltage. The output  $(V_{out})$  of the converter voltage divider is equal to one volt. In Section 4.4., it was explained why the output voltage  $V_{out} = 1$  Volt was chosen. This output  $V_{out}$  will be compared to the voltage reference  $(V_{ref})$  using an op-amp comparator. Actually, the output  $(e_0)$  of the comparator is used to inform the main information data. A Jumper Switch (JS) is used to determine the function of the output  $(e_0)$  of the comparator. The positions of the JS will determine the actual function of the over-current static relay.

- JS in position 1 will assume the relay function as an Instantaneous Relay
- JS in position 2 will assume the relay function as a Time Delay Relay




Figure 5-2. Complete diagram of the over-current static relay design.

#### **Instantaneous**

The voltage of  $(e_0)$  will be used without delay as the main input data for DAS-8 Module Box (DMB).

## Time delay

The information of  $(e_0)$  will be delayed, where the time delay (t) of the pick-up voltage value depends upon k, where

$$k = RC$$

or

$$t_{\text{delay}} = k \ln \left( \frac{V_i}{V_i - V_c} \right)$$
 (see Section 4.6)

The output across the capacitor  $(V_c)$  here will be used as the main input data for DMB.

In this design, a Personal Computer (PC) is needed to activate the DAS-8 card interface. Using a high-level or low-level computer language allows the user to communicate and to control within the DMB. The flow chart of the digital simulation of the interfacing between DAS-8 Module Box and DAS-8 card interface is shown in Figure 5-3. The software will use the voltage either from the comparator ( $e_0$ ) or from the delay circuit ( $V_c$ ) as the main input of the system interfaces.




Figure 5-3. Flow chart of the digital computer simulation.

During the operation, the PC will take control of all activities including:

- Communicating and Controlling the DAS-8 Module Box (DMB).

  DAS8 interface will scan all of the data using DMB to process and to control the changed level parameter of the Pre Interface (PI).
- Automatically commanding the DMB to energize the circuit breaker.
   If the changed level parameter input information from PI goes higher than the level set by the software, the DAS8 interface will send a command to the DMB to give an output to the switching circuit.

In addition, the switching circuit is used to disconnect the load from the electrical source.

#### 5.2. Gain control

The gain control unit uses an op-amp as an amplifier. An external feedback resistor connects the output  $(E_0)$  terminal and (-) input terminal of the op-amp. This type of circuit is called a negative feedback circuit or an inverting op-amp.

Utilization of the inverting op-amp has the following advantage:

- 1. The circuit performance no longer depends upon the open-loop gain of the op-amp.
- 2. The resulting circuit gain now is dependent on  $\beta$ .

where were Very = Very 4/2 and

$$\beta = -\frac{R_{\rm f}}{R_{\rm i}}$$

Note that adding a resistor across the op-amp's output  $(E_0)$  does not change the gain  $(\beta)$  of the op-amp.




Figure 5-4. Inverting operational amplifier circuit.

This op-amp design uses a general-purpose operational amplifier type LM 741, one fixed resistor type carbon/half watt ( $R_i = 0.5 k \Omega$ ), and one variable carbon resistor type linear  $(R_f = 2.5 k \Omega)$ . Using the formula that was already described in Section 4.5.1., now the result is:

$$E_{\rm i} = V_{\rm out} = V_{\rm dc} \frac{R_2}{R_1 + R_2}$$

where  $R_1 = 500 \Omega$ ,  $R_2 = 510 \Omega$ 

$$V_{\rm dc} = E_{\rm i} \frac{R_1 + R_2}{R_2}$$

$$V_{\rm dc} = \frac{2 V_{\rm m}}{\pi}$$

$$V_{\rm m} = \frac{V_{\rm dc} \pi}{2} = \pi E_{\rm i} \left[ \frac{R_1 + R_2}{2 R_2} \right]$$

Note, where  $V_{\rm CT} = V_{\rm m} / \sqrt{2}$  and

$$I_{\rm CT} = \frac{V_{\rm CT}}{Z_{\rm CT} + Z_{\rm L}}$$

Assuming that the current transformer has a ratio 300/5, then the current of the primary side of the current transformer  $(I_{Line})$  is:

$$I_{\text{Line}} = I_{\text{CT}} \cdot (\text{ current transformer ratio })$$

$$I_{\rm Line} = I_{\rm CT} \cdot \frac{300}{5}$$

Table 5-1. Relationship between limit current of  $I_{CT}$  with variable of  $\beta$ .

$V_{\rm m}$	$E_{\rm i}$	β	Eo	ICT	ILine
<b>3.11 Volts</b>	1 Volt	755 1 1 320	1 Volt	5 Amperes	300 Amperes
1.555 Volt	0.5 Volt	2	1 Volt	2.498 Amperes	149.8 Amperes
1.035 Volt	0.333 Volt	3	1 Volt	1.66 Ampere	99.6 Amperes
0.77 Volt	0.25 Volt	4	1 Volt	1.23 Ampere	73.8 Amperes
0.622 Volt	0.2 Volt	5	1 Volt	0.99 Ampere	59.4 Amperes

# 5.3. Comparator

Different general-purpose op-amps are available in industry for building the op-amp comparators. The most common op-amp comparator used in industry is LM/CA/ $\mu$ A 311. This op-amp has a low slew rate and low power consumption.

In this design, op-amp type 311 is used as a comparator. The comparator here will perform as a comparing switch, where the input voltage from the op-amp gain control  $(E_0)$  will be compared with the voltage reference  $(V_{ref})$  to get the output  $e_0$ . To reduce the effect capacitance (slew rate) of the op-amp comparator, the voltage  $E_0$  must be increased. By using the digital computer circuit analysis program called "Micro Cap" from Spectrum, the output of the comparator  $(e_0)$  is determined (see Table 5-2).




Figure 5-5. Op-amp comparator circuit.

Table 5-2. Correlation between the level and the time delay of  $e_0$ .

Time in $\mu$ second					$V_{\text{ref}} = 1$ and output of $e_0$ in Volt				
$t_1$	t <sub>2</sub>	t <sub>3</sub>	t4	t5	$E_0 = -1$	$E_0 = -2$	$E_0 = -3$	$E_0 = -4$	$E_0 = -5$
0.0	0.0	0.0	0.0	0.0	0.2887	0.433	0.5773	0.7216	0.866
0.01	0.01	0.01	0.01	0.01	0.4699	0.7039	0.9379	1.1719	1.406
0.038	0.024	0.22	0.21	0.019	0.6615	0.9403	1.2083	1.4687	1.7237
0.11	0.067	0.05	0.04	0.034	0.7814	1.0989	1.4076	1.7034	1.988
0.41	0.191	0.114	0.08	0.061	0.9489	1.2105	1.5324	1.8602	2.1797
1.306	0.742	0.372	0.207	0.133	1.3972	1.4921	1.6826	1.9722	2.2996
2.305	1.721	1.229	0.774	0.433	1.8961	1.981	2.1120	2.2613	2.4669
3.305	2.721	2.228	1.755	1.329	2.3952	2.48	2.6105	2.7512	2.915
4.305	3.721	3.228	2.755	2.329	2.8941	2.979	3.1094	3.2501	3.4139
5.305	4.721	4.228	3.755	3.329	3.393	3.4778	3.6082	3.7489	3.9127
6.305	5.721	5.228	4.755	4.329	3.8918	3.9766	4.107	4.2476	4.4114
7.305	6.721	6.228	5.755	5.329	4.3904	4.4752	4.6056	4.7463	4.91
8.305	7.721	7.228	6.755	6.329	4.889	4.973	5.1042	5.2448	5.4085
9.305	8.721	8.228	7.755	7.329	5.3875	5.4723	5.6026	5.7432	5.9069
10	9.721	9.228	8.755	8.329	5.7338	5.9707	6.101	6.2416	6.4052

Table 5-2 shows the relationship between  $E_0$  and  $e_0$  with a 1 volt reference using Micro Cap circuit analysis program.




Figure 5-6. Graphical characteristics of output  $e_0$ .

The graphical result of the  $e_0$  (Figure 5-6) proves that the delay time of the comparator's output will depend upon the input  $E_0$  from the gain control output. These outputs  $e_0$  with the delay time  $(t_1, t_2, ..., t_5)$  are also shown in the Table 5-2.

#### 5.4. RC time delay

In this design, the RC time delay is used as an optional function. The RC time-constant circuit is used to delay the operation of the circuit breaker because most of an inductive loads automatically generate an inrush effect.

Over level during inrush current condition causes the relay to work because the relay senses only the target level that has been set for a certain system. The characteristic relationship between an inrush effect and delay time is shown in Figure 5-7.

To prevent the relay operation during inrush effect, delay the action of the relay.  $t_1$  to  $t_2$  is the periodic time of the relay reading the inrush effect. In  $t_1$  the relay begins to react, but this condition is then delayed to  $t_3$ . Because the delay period is longer than the reading period of the relay, the relay will terminate the operation of the circuit breaker.




Figure 5-7. Characteristic of delay time and inrush effect.

 $t_1$  = Start time for the time delay when the Level Detector senses the inrush current

 $t_2$  = Length of time of the Inrush current

 $t_3$  = End time of the time delay

#### 5.5. DAS8 Module Box and interface card

The DAS8 Module Box (DMB) is used to connect the DAS8 interface card and the Pre-Interface (PI), including the comparator and time delay circuit. The DMB will take all the information from the PI and input it to the Personal Computer (PC) via the DAS8 interface card.

The most common interface card that can be used to interface between a Personal computer and instrumentation equipment is called "GPIB" (General Purpose Interface Bus).

In 1965 Hewlett Packard designed the Hewlett Packard Interface Bus (HP-IB), an interface bus to connect and to control their product line of programmable instruments. Because of its high data transfer rates, this interface bus quickly gained popularity in other applications, such as intercomputer communications and peripheral control.

This interface bus was later accepted by the industry as IEEE Standard 488-1978. The versatility of this bus prompted the name General Purpose Interface Bus (GPIB).

Metra Byte expanded the use of the GPIB among users of computers manufactured by companies other than Hewlett Packard and National Instruments. The DAS8 interface card is known for its high performance and high-speed hardware, and as a comprehensive, full function software that helps the user bridge the gap between the knowledge of instruments and computer peripherals.

The DAS8 interface card is IBM PC bus compatible, and it provides a fixed  $+/-5 V_{dc}$  input with a resolution to 0.0024 Volt using common ground (single ended), three bits of digital input and four bits of digital output.

The card has a 12 bit successive approximation A/D (Analog to Digital) converter with a 25  $\mu$ Seconds conversion time. The interface features a highly advanced Intel 8254 timer/counter providing 3 times 16 bits count-down register while it uses the clock cycles from the IBM PC system clock.

Using state of the art data conversion components, the DAS8 has been designed to provide powerful, analog/digital interface which provides versatile solutions for the most demanding applications, including process control, signal analysis, relay protection and laboratory testing equipment.




Figure 5-8. Wiring connection between PI and DMB.

# 6. EXPERIMENTAL DESIGN

#### **Experimental design**

The experimental design of this over-current static relay uses two op-amps (741 and 311). IC-1 (741) is used for controlling the gain input from the converter voltage divider circuit. The output of IC-1 is used as a trigger on the input gate of the IC-2 (311). The comparator here will use this signal  $(E_0)$  as a negative input (see Section 4.5.2.) to compare it to the positive input reference  $(V_{ref})$  (Figure 6-1).

The Personal Computer (PC) includes the DAS8 Module Box (DMB) and the DAS8 interface bus which will scan all of the unit input data and process it, as well as any output  $(e_0)$  from the comparator unit.




Figure 6-1. Complete block diagram of the design experimentation.

#### 6.1. Current reference

The current transformer in this experimental design (Figure 6-2.) will transform the actual primary current to a voltage across the secondary ( $V_{\rm CT}$ ) (see Section 4.3.). The experimental design of the over-current static relay provides the equivalent of an actual current transformer as a regulated power supply that impresses a voltage across the series of resistors  $R_1$  and  $R_2$  (Section 4.5.3.).




Figure 6-2. The current transformer equivalent.

#### 6.2. Gain control

The operational amplifier IC-1 (741) used in this experimental design provides the gain so that the output  $(E_0)$  relates to the set current limit  $(I_{set})$  of the over-current static relay. The variation in the value of the feedback resistor  $(R_f)$  (see Appendix 3) will represent the current limit of the primary side of the current transformer (Table 4-1.) (see also Section 5.2.).

$E_i = 1$ Volt with variable $R_f$				
output Eo in Volt	feedback resistor $R_f$ in $\Omega$	gain $\beta$		
1	500	1		
2	1K0	2		
3	1K5	3		
4	2K0	4		
5	2K5	5		

Table 6-1. Gain relation between output  $E_0$  and the feedback resistor  $R_f$ .

The output characteristics of the gain control circuit, which were obtained using the Micro Cap advanced circuit analysis digital computer program by SPECTRUM, are shown in Figure 6-3.





Figure 6-3. Characteristic relations between the variation of  $R_f$  and the delayed output of  $E_o$ .

Table 6-2. Delayed output  $E_0$  with variable of  $\beta$ .


Dela	Delayed time output of $(E_0)$ in $\mu$ Second					Voltage reference $(V_{ref}) = 1$ Volt and $E_0$ in Volt				
β=1	$\beta = 2$	$\beta = 3$	$\beta = 4$	$\beta = 5$	$E_0 = 1$	$E_0 = 2$	$E_{\rm o}=3$	$E_{\rm o} = 4$	$E_{\rm o} = 5$	
0	0	0	0	0	0.067	0.045	0.033	0.026	0.021	
0.01	0.01	0.01	0.01	0.01	0.066	0.043	0.031	0.023	0.018	
0.11	0.11	0.11	0.11	0.11	0.036	0.009	-0.005	-0.014	-0.02	
0.506	0.463	0.443	0.432	0.425	-0.13	-0.144	-0.153	-0.158	-0.162	
0.793	0.740	0.715	0.7	0.691	-0.259	-0.272	-0.28	-0.285	-0.288	
1.061	1	0.972	0.955	0.944	-0.382	-0.394	-0.402	-0.405	-0.41	
1.323	1.256	1.224	1.205	1.193	-0.503	-0.515	-0.523	-0.528	-0.531	
1.583	1.509	1.474	1.454	1.44	-0.623	-0.635	-0.643	-0.649	-0.652	
1.583	1.762	1.724	1.702	1.687	-0.743	-0.756	-0.763	-0.768	-0.773	
1.841	2.014	1.973	1.949	1.933	-0.863	-0.876	-0.883	-0.887	-0.892	
2.1	2.267	2.223	2.197	2.18	-0.938	-0.996	-1.003	-1.009	-1.013	
2.358	2.519	2.472	2.444	2.426	-0.985	-1.116	-1.123	-1.128	-1.132	
2.773	2.771	2.721	2.692	2.672	-1	-1.236	-1.363	-1.368	-1.252	
3.773	3.024	2.970	2.939	2.918	-1	-1.356	-1.483	-1.488	-1.492	
4.773	3.276	3.220	3.187	3.165	-1	-1.476	-1.603	-1.608	-1.612	


The real-time simulation of delayed output  $E_0$  is shown on pages 34 through 38.





#### ANALYSIS LIMITS


MAXIMUM SIM TIME (SEC) MAXIMUM DELTA TIME (SEC)	1E-5 1E-6
MINIMUM ACCURACY (%)	i
UPPER TRACE A UPPER TRACE B	1 2
UPPER TRACE RANGE(HIGH/LOH)	6/-6
LOHER TRACE A LOHER TRACE B	3 6/-6
LOHER TRACE RANGE(HIGH/LOH)	6/-6
ZERO INITIAL CONDITIONS (Y/N) EDIT/REVIEW INITIAL CONDITIONS (Y/N)	X
DUMP NODE HAVEFORM TO USER FILE (Y/N)	Ñ
CRT PLOT(C) OR TABLE(T) WORST CASE (Y/N)	×2202
TEMPERATURE (LOM/HIGH/STEP)	27
CALCULATE D.C. OPERATING POINT(Y/N) SAUE(S) RETRIEUE(R) OR NORMAL(N) RUN	N
	.,
ARE THESE CORRECT (Y/N) ?	


















0.7814

3.8913





### 6.3. Comparator

Chapter 4.3. included the explanation of how to get the voltage output of  $e_0$  by comparing the voltage  $E_0$  (negative input terminal) and the voltage reference  $V_{\text{ref}}$  (positive input terminal) of the comparator circuit. Table 6-3. shows that the outputs  $e_0$  of the comparator are dynamically dependent upon the input from the gain control  $(E_0)$  with the delayed time of  $\Delta t$ .

	Level o	utput of ec	in Volt	Time delay of $\Delta t$ in $\mu$ Second					
$E_{\rm o} = -1$	$E_0 = -2$	$E_{\rm o} = -3$	$E_0 = -4$	$E_{\rm o} = -5$	$\Delta t_1$	$\Delta t_2$	$\Delta t_3$	$\Delta t_4$	$\Delta t_5$
0.2887	0.433	0.5773	0.7216	0.866	0	0	0	0	0
0.4699	0.7039	0.9379	1.1719	1.406	0.01	0.01	0.01	0.01	0.01
0.6615	0.9403	1.2083	1.487	1.7232	0.038	0.024	0.022	0.021	0.019
0.7814	1.0989	1.4076	1.7034	1.988	0.11	0.067	0.05	0.04	0.034
0.9489	1.2105	1.5324	1.8602	2.1797	0.41	0.191	0.114	0.08	0.061
1.3972	1.4921	1.6826	1.9722	2.2996	1.306	0.742	0.372	0.207	0.133
1.8961	1.981	2.1120	2.2613	2.4669	2.305	1.721	1.229	0.774	0.433
2.3952	2.48	2.6105	2.7512	2.915	3.305	2.721	2.228	1.755	1.329
2.8941	2.979	3.1094	3.2501	3.4139	4.305	3.721	3.228	2.755	2.329
3.393	3.4778	3.6082	3.7489	3.9127	5.305	4.721	4.228	3.755	3.329
3.8918	3.9766	4.107	4.2476	4.4114	6.305	5.721	5.228	4.755	4.329
4.3904	4.4752	4.6056	4.7463	4.91	7.305	6.721	6.228	5.755	5.329
4.889	4.973	5.1042	5.2448	5.4085	8.305	7.721	7.228	6.755	6.329
5.3875	5.4723	5.6026	5.7432	5.9069	9.305	8.721	8.228	7.755	7.329

Table 6-3. Delay time of the output  $e_0$ .

From Table 6-3, we get the new characteristic input  $E_0$  with the delayed time of  $\Delta t$  and the output  $e_0$  with the time delay of  $\Delta t$ . The numerical result on Table 6-3. also shows the time of  $\Delta t$  changed upon the input  $E_0$ . In Figure 6-4, shows that  $\Delta t$  will decrease if the input of  $E_0$  increases.





Figure 6-4. Characteristic of delayed output  $e_0$  proved by  $E_0$ .


The real-time simulation using a Microcap advance circuit analysis program of this comparator circuit is shown on pages 40 through page 44.





#### ANALYSIS LIMITS


MAXIMIN SIN TIME (SEC) MAXIMIN DELTA TIME (SEC)	1E-5 1E-6
MINIMUM ACCURACY (%)	5
UPPER TRACE B UPPER TRACE RANGE(HIGH/LOH)	3 6/-6
LONER TRACE A LONER TRACE B	3 6/-6
LONER TRACE RANGE(HIGH/LON) ZERO INITIAL CONDITIONS (Y/N)	Y
EDIT/REVIEW INITIAL CONDITIONS (Y/N) DUMP NODE HAVEFORM TO USER FILE (Y/N)	NECE
CRT PLOT(C) OR TABLE(I) HORST CASE (Y/N)	C N
TEMPERATURE (LOW/HIGH/STEP) CALCULATE D.C. OPERATING POINT(Y/N) SAUE(S) RETRIEUE(R) OR NORMAL(N) RUN	27 N N
SHARIAL WETUTEARINE AN HAMMENIN WHI	


ARE THESE CORRECT (Y/N) ?



















(see also Appendix 2) Ik-






#### 6.4. Delay circuit

In Section 4.6., the delay circuit was discussed. This unit is used when the system protection needs to delay the operation of the circuit breaker. The purpose of this circuit is to prevent the action of the circuit breaker during inrush effect (see Section 4.4.). Table 6-4. shows the actual delay of the voltage across the capacitor (see also Appendix 2)  $V_c$ .

Tested on input voltage $V_i = 10$ Volts, $R = 1$ K3 $\Omega$ and $C = 470$ micro-Farads				
output voltage $V_c$	delayed output in Second			
the address. 1	0.049			
2	0.104			
3	0.167			
4	0.240			
arm and me sandara and and	0.325			

Table 6-4. Delayed output voltage of  $V_c$ 






Figure 6-5. Characteristic of RC time-constant.

# 6.5. Software design

To understand the DAS8 interface and the DMB, some knowledge of the computer software and hardware is needed. Reading the reference manual of the DAS8 interface card is recommended before installing.

In this design, the DAS8 interface card is set to the base address &H300 hexadecimal or 768 decimal. The setup of this address is very important because if there are two card interfaces using the same address location, the computer will freeze (an internal conflict exists between those cards).

Choosing the base address of DAS8 interface bus, the user should at least be knowledgeable about the stackable memory address within the personal computer. To find out about the stackable address memory of the personal computer, the IBM Technical Reference Manual is recommended. For this purpose, the interface card uses the starting address &HC000 hexadecimal right below the address of the current fixed disk (&HC800) hexadecimal. Usually, this address location is empty for the user to place the address.

The computer languages that were used in this design were BASIC and Assembly, which is known as the Machine Language (Appendix 5). Communication between the operator and the computer is called "CLI" (Command Language Interface).




Figure 6-6. Final flow chart of the CLI design.

The DAS8 interface does not limit the user to BASIC. The flexibility of this interface card will allow the user to utilize a different CLI such as Assembly, Fortran, Pascal and C. The driver program should be loaded while the main program is executed. To make the card work properly, the driver program must be loaded into the memory of the computer and then called by the application program.

The CLI in this system design is shown in Figure 6-6. The CLI program is written in BASIC, and the driver program is written in Assembly. The BASIC program will be compiled using the Professional BASIC compiler to produce the object file with the extension OBJ's. After compiling the program, it is then linked with the driver program to produce a stand-alone, executable application program.

The purpose of using this method is speed, because a compiled program usually has a faster running time than a program running under CLI.

# 7. CONCLUSION

### **Summary**

The main contribution of this thesis is the development of an over-current static relay in order to improve the accuracy and the relative speed operation of the relay. The experimentation to define the time delay of the system design supports the performance of the relay by following established relay policies.

The objective is to reduce the power used by the current transformer during operation, if necessary, and also reduce the size of the current transformer from regular size into compact size (head room).

In this thesis, the over-current static relay has been applied into protection systems by using fixed digital components or a stand-alone fixed static relay. The results of the over-current static relay using an analog and digital computer interface compared favorably with existing static relays when the different sets of the initial values were used. By observing the characteristics (Figure 7-1.) of the over-current static relay design in this thesis, the appropriate values of the time delay operation of the relay can be dynamically changed to avoid the primary jumping current of the current transformer.

Finally, Figure 7-1. shows the final characteristics of the over-current static relay designed in this thesis. To get the final characteristic time delay of the Pre-Interface, combine the delay time of the gain control  $t_{\rm GC}$  (Table 6-2.) and the comparator  $t_{\rm C}$  (Table 6-3.) which is:

Where  $t_1$  = Summation of delayed output time of gain control and comparator.

 $t_{GC}$  = Delayed output time ( $E_0$ ) of the Gain Control.

 $t_{\rm C}$  = Delayed output time ( $e_{\rm o}$ ) of the Comparator.

The RC time-constant  $(t_2)$  is used in this design only if needed. Therefore, time delay for all systems is:

$$t=t_1+t_2$$

And, finally

$$T_{\text{op}} = t + t_{\text{CB}} \dots$$
 (see Section 2.2.)





Figure 7-1. Characteristic of the over-current static relay design.

#### RECTIFIER

The conversion process from alternating current (ac) to direct current (dc) is called rectification. In converting the alternating current into a direct current use a component called a "Diode." The diode is a semiconductor device that will cut the negative or the positive area of the alternating signal (Figure 1.).



The rectifier is used to convert ac power into dc power. Usually the rectifier is divided into two types:

- Half-wave rectifier.
- Full-wave rectifier.

The two types of rectifiers have different ways of converting the alternating current. The half-wave rectifier converts only the positive or the negative side of the alternating current, while the full-wave rectifier converts both sides of the alternating current.

#### Half-wave rectifier

In this type of rectifier, the actual diode is represented by an ideal diode with a forward resistance. The purpose of the rectification is to obtain a unidirectional current where the dc component is the average value. Figure 2. shows the conversion of the ac component into the dc component.




Figure 2. Half-wave rectifier.

$$V = V_{\rm m} \sin \omega t$$

$$I_{\rm dc} = \frac{1}{2\pi} \int_{0}^{2\pi} i \, d(\omega t) = \frac{I_{\rm m}}{\pi}$$

$$V_{\rm dc} = \frac{V_{\rm m}}{\pi}$$

In practice, the dc component of the half wave rectifier is not exactly equal to  $\frac{V_{\rm m} \ {\rm or} \ I_{\rm m}}{\pi}$ . It is approximately 30% of the maximum input voltage.

#### Full-wave rectifier

D<sub>1</sub>

The full-wave (bridge) rectifier provides a greater dc value than the half wave rectifier from the same voltage. Actually, the dc component of the bridge rectifier is twice as large as the half wave rectifier. The bridge rectifier is divided into two types:

- a. The center-tap (phase inverter) rectifier converts only one side of the ac component, either the negative or the positive. The remaining pole is always connected to the ground or equal to zero (Figure 3.).
- **b.** The full-bridge rectifier is the most efficient because this type of rectifier converts both the negative and the positive sides of the ac component (Figure 4.).




Figure 4. Full-bridge rectifier.

$$I_{\rm dc} = \frac{2\,I_{\rm m}}{\pi}$$

$$V_{\rm dc} = \frac{2 V_{\rm m}}{\pi}$$

where

$$I_{\rm m} = \sqrt{2} \cdot V_{\rm ac}$$
  $V_{\rm m} = \sqrt{2} \cdot I_{\rm ac}$ 

## Ripple Factor

The desired output of rectification is direct current, but the output currents of the rectifier circuits described obviously still contain large alternating components along with the dc component. As a measure of the effectiveness of rectification we define the ripple factor r as:

$$r = \frac{I_{ac}}{I_{dc}} = \frac{V_{ac}}{V_{dc}} = \frac{rms \ value \ of \ ac \ components}{dc \ component}$$

Since the power dissipated in the load resistance defines the *rms* value of the current, and since the total power is the summation of the power dissipated by the direct and alternating components,

$$I_{\rm rms}^2 R_{\rm L} = I_{\rm dc}^2 R_{\rm L} + I_{\rm ac}^2 R_{\rm L}$$

therefore,  $I_{ac}^2 = I_{rms}^2 - I_{dc}^2$  and

$$r = \frac{\sqrt{I_{\text{rms}}^2 - I_{\text{dc}}^2}}{I_{\text{dc}}} = \sqrt{\left(\frac{I_{\text{rms}}}{I_{\text{dc}}}\right)^2 - 1}$$

If the ripple factor is low, the circuit is performing the conversion from alternating current to direct current effectively (Millman & Halkias, <u>Electronic Devices and Circuits</u>, McGraw-Hill Book Co., New York 1971).

#### **FILTER**

Although using full-wave instead of half-wave rectification reduces the ac component from 121% to 48% of the dc component, the output is still unsatisfactory for most electronic purposes.

#### **Capacitor Filter**

The ripple factor can be greatly decreased by using a *filter* consisting of a capacitor connected across the load resistor. The capacitor can be thought of as a low-impedance path taken by the ac components of the rectified wave. If the diode resistance is small and if the steady state has been reached, the operation is as shown in Fig. 5. At time t = 0, the source voltage is zero but the load voltage  $(v_L) =$  capacitor voltage  $(v_C)$  is appreciable because the previously charged capacitor is discharging through the load. At  $t = t_1$ , the increasing supply voltage v slightly exceeds  $v_L$  and the diode conducts. The diode current  $(i_D)$  rises abruptly to satisfy the relation  $i_C = C dv / dt$  and then decreases to zero as expected from the natural response of the RC circuit. At the time  $t_3$ , the supply voltage again exceeds the load voltage and the cycle repeats.




Figure. 5. A capacitor filter.

The diode conduction is off when v drops below  $v_L$ . During the charging period  $t_1 < t < t_2$ ,

$$v_{\rm L} = V_{\rm m} \sin \omega t$$

During the discharging period,  $t_2 < < t < t_3$ ,

$$v_{\rm L} = V_2 e^{-(t-t_2)/{\rm RC}}$$

The load current is directly proportional to the load voltage. Because the load current will never go to zero, the average value or dc component is relatively large compared to the half-wave rectifier alone, and the ac component is correspondingly lower. The ripple factor is greatly reduced by the use of the capacitor.

## Capacitor Filter - Approximate Analysis

Design charts are available in handbooks published by rectifier manufacturers (Zener Diode and Rectifier Handbooks, Motorola Inc., Phoenix, Arizona, 1987) which relate  $R_L$ , C, r, and  $V_L$  /  $V_m$ . The following approximate analysis, which gives satisfactory results for most purposes, illustrates the roles played by the various circuit parameters. Assume that:

- 1. The time constant  $R_L C$  is large enough that the charging interval between  $t_1$  and  $t_2$  is small compared to the period time T for one cycle.
- 2. The diode current  $i_D$ , a portion of a cosine wave, can be approximated by a triangular pulse.
- 3. Diode conducting time  $t_2$  occurs at the peak of the supply voltage wave so that  $V_2 = V_{\rm m}$ .
- **4.** The sinusoidal and exponential segments of the  $v_L$  curve can be approximated by straight lines.

On the basis of these assumptions, the behavior is illustrated in Figure. 6.




Figure. 6. Approximate analysis using a capacitor filter.

For a given Load and Capacitor, designers are interested in determining the necessary supply voltage, the diode rating, and the resulting voltage variation. If the charging interval is negligibly small, the load current is supplied by the capacitor and the charge transferred is:

$$Q = I_{dc} T \approx C \Delta V_C = C V_r$$

Solving, the ripple voltage is:

$$V_{\rm r} \approx \frac{I_{\rm dc}T}{C} = \frac{I_{\rm dc}}{fC}$$

where f is the frequency, usually 60 Hertz. The necessary supply voltage is:

$$V_{\rm m} = V_{\rm dc} + \frac{V_{\rm r}}{2} = V_{\rm dc} + \frac{I_{\rm dc}}{2fC}$$

The charging interval for the capacitor corresponds to the conducting angle for the diode which is:

$$\theta = \cos^{-1} \frac{V_{\rm m} - V_{\rm r}}{V_{\rm r}}$$

and the conducting time is:

$$t_2-t_1=\frac{\theta}{2\pi}\,T$$

The charge carried through the load is equal to the charge conducted by the diode during the triangular pulse, therefore:

$$I_{\rm dc} T \approx \frac{1}{2} I_{\rm m} (t_2 - t_1) = \frac{1}{2} I_{\rm m} \frac{\theta}{2\pi} T$$

or

$$I_{\rm m} \approx I_{\rm dc} \frac{4\pi}{\theta} = I_{\rm dc} \frac{720^{\rm o}}{\theta^{\rm o}}$$

The ripple voltage consists of the triangular wave of the maximum value  $V_r/2$  and the rms (root means square) value  $V_r/2\sqrt{3}$ . The ripple factor is:

$$r = \frac{V_{\rm ac}}{V_{\rm dc}} = \frac{V_{\rm r}}{2\sqrt{3}fC} = \frac{I_{\rm dc}/V_{\rm dc}}{2\sqrt{3}fC} = \frac{1}{2\sqrt{3}fCR_{\rm L}}$$

## RC time-constant

## Time-varying voltages and currents

In a dc resistor circuit, the currents and voltages are constant. Even if switches are included, a switching operation causes voltage or current jumps from one constant level to another constant level. These are two values from which the voltages or currents change exponentially to their final values, but the jumps almost never reach to the final values. These voltages and currents vary with time or they are time varying. The quantities for the time-varying are distinguished from constant quantities and the numerical values of voltage and current are called "instantaneous values" because these values depend on (vary with) exact instants of time.

The specific time (T) here is not important because the charge in a resistive dc circuit flows at a steady rate. For time-varying, the value of current (i) usually changes using a very short time interval  $\Delta t$ . If  $\Delta q$  is the small charge that flows during the time interval, then the current is approximately  $\Delta q / \Delta t$ . For the exact current value, this quotient must be found in the limit as  $\Delta t$  approaches zero  $(\Delta t \rightarrow 0)$ :

$$i = \lim_{\Delta t \to 0} \frac{\Delta q}{\Delta t} = \frac{dq}{dt}$$

The current for the capacitor can be found by substituting q = Cv into i = dq / dt:

$$i = \frac{dq}{dt} = \frac{d}{dt} (Cv)$$

because C is a constant, it can be factored from a derivative and the result is:

$$i = C \frac{dv}{dt}$$

This equation specifies that the capacitor current at any time equals the product of the capacitance and the time rate of voltage change. But the current does *not* depend on the value of voltage at that time.

If a capacitor voltage is constant, then the voltage is not changing and so dv/dt is zero, making the capacitor current zero. Of course, from physical considerations, if a capacitor voltage is constant, no charge can enter or leave the capacitor, which means that the capacitor current is zero. With a voltage across it and zero current flow through it, the capacitor acts as an open circuit: a capacitor is an open circuit to dc. Remember, though, it is only after a capacitor voltage becomes constant that the capacitor acts as an open circuit. Capacitors are often used in electronic circuits to block dc currents and voltages.

Another important fact from i = C dv / dt or  $i \approx C \Delta v / \Delta t$  is that a capacitor voltage cannot jump. If, for example, a capacitor voltage could jump from 3V to 5V or, in other words, change by 2V in zero time, then  $\Delta v$  would be 2 and  $\Delta t$  would be 0, with the result that the capacitor current would be infinite. An infinite current is impossible because no source can deliver this current. Further, such a current flowing through a resistor would produce an infinite power loss, and there are no sources of infinite power and no resistors that can absorb such power.

Capacitor current has no similar restriction. It can jump or even change directions instantaneously. Capacitor voltage not jumping means that any capacitor voltage immediately following a switching operation is the same as it was immediately preceding the operation. This is an important fact for resistor-capacitor (RC) circuit analysis.

# Single-capacitor dc-excited circuits

When switches open or close in a dc RC circuit with a single capacitor, all voltages and currents that change do so exponentially from the initial values to their final constant value, as can be shown from the circuit differential equation. The exponential terms in a voltage or current expression are called *transient terms* because they eventually become zero in practical circuits.

Figure 1. shows these exponential changes for a switching operation at t=0 seconds. In Figure 1a, the initial value is greater than the final value, and in Figure

1b the final value is greater. Although both initial and final value are shown as positive, both can be negative or one can be positive and the other negative.

The voltages and currents approach their final values asymptotically, which means that they never actually reach them. As a practical matter, they are close enough to their final values to be considered to reach them.

*Time-constant*, with symbol  $\tau$ , is the measure of the time required for certain changes in voltages and currents. For a single capacitor RC circuit, the time-constant of the circuit is the product of the capacitance and resistance:

$$RC$$
 time-constant =  $\tau = RC$ 

The expressions for the voltages and currents are:

$$V_{(t)} = v(\infty) + \left[v(0_{+}) - v(\infty)\right] e^{-t/\tau} \text{ Volt}$$

$$I_{(t)} = i(\infty) + \left[i(0_{+}) - i(\infty)\right] e^{-t/\tau} \text{ Ampere}$$




Figure 1. Characteristic of the RC time-constant circuit.

for all time greater than zero (t > 0). In these equations, v(0+) and i(0+) are the initial values immediately after switching;  $v(\infty)$  and  $i(\infty)$  are the final values; e = 2.718, the base of natural logarithms, and  $\tau$  is the time-constant of the circuit.

To examine the variation of the voltage on the capacitor with the time-constant

$$V_{(t)} = RI \left( 1 - e^{-t - t_0/\tau} \right)$$

and if  $t_0 = 0$  then

$$V_{(t)} = RI \left( 1 - e^{-t/\tau} \right)$$

therefore

is

$$\frac{dV_{\rm c}}{dt} = \frac{V_{\rm (t)}}{RC} e^{-t/RC}$$

By letting  $t = \tau = RC$  the equation becomes:

$$V_{\rm c} = V_{\rm (t)} \left( 1 - \frac{1}{e} \right) \approx 0.632 V_{\rm (t)}$$

The above equation shows that the charge on the capacitor builds up the voltage approximately 63.2% of the source voltage  $(V_i)$  and it also defines the time t when the values of  $V_i$  occur as function of  $V_{(t)}$ .

$$t \equiv RC \ln \frac{V_{(t)}}{V_{(t)} - V_{c}}$$

or

$$t \equiv RC \ln \frac{V_i}{V_i - V_c}$$

#### **OPERATIONAL AMPLIFIER CIRCUITS**

#### Introduction

Operational amplifiers, usually called op-amps, are important components of electronic circuits. Basically, an op-amp is a very high-gain voltage amplifier, having a voltage gain of 100,000 or more. Although an op-amp may consist of more than two dozen transistors, one dozen resistors, and perhaps one capacitor, it may be as small as an individual resistor. Because of its small size and relatively simple external operation, for purposes of analysis or design an op-amp can often be considered as a single circuit element.

Figure 1.a shows the circuit symbol for an op-amp. The three terminals are an inverting input terminal a (marked -), a noninverting input terminal b (marked +), and an output terminal c. A physical operational amplifier has more terminals. The extra two shown in Fig 1.b are for dc power supply inputs, which offer + 15V and -15V. Both positive and negative power supply voltages are required to enable the output voltage on terminal c to vary both positively and negatively with respect to ground.




Fig 1. Basic op-amp.

### **Op-amp operation**

The circuit of Fig 2a. is a model for an op-amp. It illustrates how an op-amp operates as a voltage amplifier. As indicated by the dependent voltage source, for an open-circuit load, the op-amp provides an output voltage of  $v_0 = A(v_+ - v_-)$ , which is A times the difference in input voltages. This A is often referred to as the open-loop voltage gain. From  $A(v_+ - v_-)$ , observe that a positive voltage  $v_+$  applied to the noninverting input terminal b tends to make the output voltage positive, and a positive voltage  $v_-$  applied to the inverting input terminal a tends to make the output voltage negative.

The open-loop voltage gain A is typically so large (100,000 or more) that it can often be approximated by infinity ( $\infty$ ), as is shown in the simpler model of Fig 2b. Note that Fig 2b. does not show the sources or circuits that provide the input voltage  $\nu_+$  and  $\nu_-$  with respect to ground. Instead, just the voltages  $\nu_+$  and  $\nu_-$  are shown. This simplifies the circuit diagrams without any loss of information.

In Fig 2a., the resistors shown at the input terminals have such large resistances (megohms) as compared to other resistances (usually kilohms) in a typical op-amp circuit, that they can be considered to be open circuits, as is shown in Fig 2b. As a consequence, the input currents to an op-amp are almost always negligibly small and assumed to be zero. This approximation is important to remember.

The output resistance  $R_a$  may be as large as  $75\Omega$  or more, and so may not be negligibly small. However, when an op-amp is used with negative-feedback components (as will be explained), the effect of  $R_a$  is negligible, and so  $R_a$  can be replaced by a short circuit, as shown in Fig 2b. Except for a few special op-amp circuits, negative feedback is always used.




Fig 2a. Inside op-amp.




Fig 2b. Op-amp equivalent circuit.

The simple model of Fig 2b. is adequate for many practical applications. Although not indicated, there is a limit to the output voltage. It cannot be greater than the positive supply voltage or less than the negative supply voltage. In fact, it may be several volts less in magnitude than the magnitude of the supply voltages, with the exact magnitude depending upon the current drawn from the output terminal. When the output voltage is at either extreme, the op-amp is said to be *saturated*, or to be *in saturation*. An op-amp that is not saturated is said to be operating *linearly*.

Since the open-loop voltage gain A is so large and the output voltage is limited in magnitude, the voltage  $v_+ - v_-$  across the input terminals must be very small in magnitude for an op-amp to operate linearly. Specifically, it must be less than 100  $\mu V$  in a typical op-amp application. (This small voltage is obtained with *negative feedback*, as will be explained.) Because this voltage is negligible compared to the other voltages in a typical op-amp circuit, this voltage can be considered to be zero.

This is a valid approximation for any op-amp that is not saturated. But if an op-amp is saturated, then the voltage difference  $v_+ - v_-$  can be significantly large, and typically is. Of less importance is the limit on the magnitude of the current that can be drawn from the op-amp output terminal. For one popular op-amp this output current cannot exceed 40 milli-Amperes.

The approximations of zero input current and zero voltage across the input terminals, as shown in Fig 3., are the bases for the following analysis of popular op-amp circuits. In addition, nodal analysis will be used almost exclusively.




Fig 3. Zero input op-amp.

## Popular op-amp circuits

Fig 4. shows the *inverting amplifier*, or simply the *inverter*. The input voltage is  $v_i$  and the output voltage is  $v_o$ . As will be shown,  $v_o = \beta v_i$  in which  $\beta$  is a *negative* constant. The output voltage  $v_o$  is similar to the input voltage  $v_i$ , but it is amplified and inverted.




Fig 4. Inverting op-amp.

As has been mentioned, it is negative feedback that provides the almost zero voltage across the input terminals of an op-amp. To understand this, assume that in the circuit of Fig 4.  $v_i$  is positive. Then a positive voltage appears at the inverting input because of the conduction path through resistor  $R_i$ . As a result, the output voltage  $v_o$  becomes negative. Because of the conduction path through the resistor  $R_i$ , this negative voltage also affects the voltage at the inverting input terminal and

causes an almost complete cancellation of the positive voltage there. If the input voltage  $v_i$  had been negative instead, then the voltage feedback would have been positive and again would have produced an almost complete cancellation of the voltage across the op-amp input terminals.

This almost complete cancellation occurs only for a nonsaturated op-amp. Once an op-amp becomes saturated, the output voltage becomes constant and the voltage feedback cannot increase in magnitude as the input voltage does.

In every op-amp circuit in this chapter, each op-amp has a feedback resistor connected between the output terminal and the inverting input terminal. Consequently, in the absence of saturation, all the op-amps in these circuits can be considered to have zero volts across the input terminals. They can also be considered to have zero currents into the input terminals because of the large input resistance.

The best way to obtain the voltage gain of the inverter of Fig 4. is to apply KCL (Kirchhoff Current Law) at the inverting input terminal. Before doing this, though, consider the following: Since the voltage across the op-amp input terminals is zero, and since the noninverting input terminal is grounded, it follows that the inverting input terminal is also effectively at ground. This means that all the input voltage  $v_i$  is across a resistor  $R_i$ , and that all the output voltage  $v_o$  is across a resistor  $R_f$ . Consequently, the summation of the currents entering the inverting input terminal is:

$$\frac{v_{\rm i}}{R_{\rm i}} + \frac{v_{\rm o}}{R_{\rm f}} = 0$$

and therefore

$$v_{\rm o} = -\frac{R_{\rm f}}{R_{\rm i}}v_{\rm i}$$

So, the voltage gain is  $\beta = -(R_f/R_i)$ , which is the negative of the resistance of the feedback resistor divided by the resistance of the input resistor. This is an important formula to remember for analyzing or designing op-amp inverter circuits. (Do not confuse this gain  $\beta$  of the inverter circuit with the gain of the op-amp itself.)

It should be apparent that the input resistance is just  $R_i$ . Additionally, although the load resistor  $R_L$  affects the current that the op amp must provide, it has no effect on the voltage gain.

The summing amplifier, or summer, is shown in Fig 5. Basically, a summer is an inverter circuit with more than one input. By convention, the sources for providing

the input voltages  $v_a$ ,  $v_b$ , and  $v_c$  are not shown. If this circuit is analyzed with the same approach as used for the inverter, the result is:

$$v_{\rm o} = -\left(\frac{R_{\rm f}}{R_{\rm a}}v_{\rm a} + \frac{R_{\rm f}}{R_{\rm b}}v_{\rm b} + \frac{R_{\rm f}}{R_{\rm c}}v_{\rm c}\right)$$

For the special case of all the resistances being the same, this formula simplifies to:

$$v_o = -(v_a + v_b + v_c)$$

There is no special significance to the inputs being three in number. There can be two, four, or more inputs.




Fig 5. Summing inverter op-amp.

Fig 6. shows the noninverting voltage amplifier. Observe that the input voltage  $v_i$  is applied at the noninverting input terminal. Because of the almost zero voltage across the input terminals,  $v_i$  is also effectively at the inverting input terminal. Consequently, the KCL equation at the inverting input terminal is:

$$\frac{v_i}{R_a} + \frac{v_i - v_o}{R_f} = 0$$
 which results in  $v_o = \left(1 + \frac{R_f}{R_a}\right) v_i$ 




Fig 6. Non-inverting op-amp.

Since the voltage gain of  $\beta = (1+R_f/R_a)$  does not have a negative sign, there is no inversion with this type of amplifier. Also, for the same resistances, the magnitude of the voltage gain is slightly greater than that of the inverter. The most significant advantage that this circuit has over the inverter is a much greater input resistance. As a result, this amplifier will readily amplify the voltage from a source that has a large output resistance. In contrast, if an inverter is used, almost all the source voltage will be lost across the large internal resistance of the source, as should be apparent from voltage division.

The buffer amplifier, also called the voltage follower or unity-gain amplifier, is shown in Fig 7. It is basically a noninverting amplifier in which a resistor  $R_a$  is replaced by an open circuit and a resistor  $R_f$  by a short circuit. Because there are zero volts across the op-amp input terminals, the output voltage is equal to the input voltage  $v_i$ . Therefore, the voltage gain is  $v_o = v_i$ . This amplifier is used solely because of its large input resistance, in addition to the typical op-amp low output resistance.




Fig 7. Unity gain op-amp.

There are applications in which a voltage signal is to be converted to a proportional output current, such as in driving a deflection coil in a television set. If the load is floating (neither end grounded), then the circuit of Fig 8. can be used. This is sometimes called a *voltage-to-current converter*. Since there are zero volts across the op-amp input terminals, the current in the resistor  $R_a$  is  $i_L = v_i / R_a$ , and this current also flows through the load resistor  $R_L$ . Clearly, the load current  $i_L$  is proportional to the signal voltage  $v_i$ .




Fig 8. Voltage to current converter.

The circuit of Fig 8. can also be used for applications in which the load resistance  $R_L$  varies but the load current  $i_L$  must be constant.  $v_i$  is made a constant voltage and  $v_i$  and  $R_a$  are selected so that  $v_i / R_a$  is the desired current  $i_L$ . Consequently, when  $R_L$  varies, the load current  $i_L$  does not change. Of course, the load current cannot exceed the maximum allowable op-amp output current, and the load voltage plus the source voltage cannot exceed the maximum obtainable output voltage.

### LISTING OF THE BASIC PROGRAM

10 SCREEN 0:KEY OFF:CLS:WIDTH 80

20 CLEAR, 48\*1024 : DEF SEG = 0

30 SG = 256 \* PEEK(&H511) + PEEK(&H510)

40 SG = SG + 49152!/16

50 DEF SEG = SG

60 BLOAD "DAS8.BIN", 0

70 INPUT "Enter Base address 300 Hex is ok ", B%

75 IF B% = 0 THEN B% = &H300

80 DIM DIO%(16)

90 MD% = 0 : FLAG% = 0 : NCHAN% = 8

 $95 \, D\%(0) = B\%$ 

100 CALL DAS8 (MD%, D%(0), FLAG%

105 IF FLAG% = 3 OR FLAG% = 10 THEN PRINT"DAS8 not installed, or I/O address out of range.":GOTO 495

110 IF FLAG% < > 0 THEN PRINT"Error # ";FLAG%;" in DAS8 initialization." :GOTO 495

120 GOSUB 515

130 DIM CH%(16), YL%(16)

135 FOR 1% = 0 TO 16:YL%(1%) = -32768!:NEXT 1%

140 CLS:LOCATE 25,1:PRINT"DAS8 Electronic strip chart Requires color graphics adapter";:LOCATE 1,1

145 PRINT"DAS8 is set for ";NCHAN%;" channels"

150 PRINT

```
155 INPUT "Which channels do you want plotted (0 - 7): ",X$
156 IF X$ = "" THEN GOTO 150
160 X$ = "-" + X$
165 L\% = LEN(X\$)
166 PRINT:INPUT"Enter desired grid calibration (1/10/20): ",A$
167 IF A$ = "1" THEN A = 1:GOTO 171
168 IF A$ = "10" THEN A = 10:GOTO 171
169 IF A$ = "20" THEN A = 20:GOTO 171
170 BEEP:SOUND 400.1:GOTO 166
171 FOR I% = 1 TO L%
175 IF MID$(X$,1%,1) = " "THEN MID$(X$,1%,1) = "-"
180 NEXT 1%
185 FOR I% = 0 TO NCHAN%-1:CH%(I%) = 0:NEXT I%
190 \text{ CR}\% = \text{ASC}(\text{LEFT}\$(X\$,1))
195 IF ((CR% > = 48 AND CR% < = 55) AND (VAL(X$) < = NCHAN%-1
AND VAL(X$) > = 0) THEN CH%(VAL(X$)) = 1:L% = LEN(X$)
   :X\$ = RIGHT\$(X\$,L\%-(1 + INT(VAL(X\$)/10)))
200 IF VAL(X$) > NCHAN%-1 THEN PRINT "One or more entries are incompatible
   with the configuration. Please re-enter": PRINT" Valid channel numbers range
   from 0 to ;NCHAN%-1:PRINT:GOTO 145
205 IF I\% < NCHAN%-1 THEN N% = ASC(MID$(X$,I+1,1))
210 L\% = LEN(X\$): IF L% > = 1 THEN X$ = RIGHT$(X$,L%-1):GOTO 190
215 IF U% > = 48 AND U% < = 55 AND N% > = 48 AND N% < 55 THEN
   CH\%(10*(U\%-48) + N\%-48) = 1:I = I + 1
220 SCREEN 2: CLS
221 INPUT "Place your Level Detector (1 - 10): ";E%
222 IF E% < 1 OR E% > 10 THEN BEEP:CLS:GOTO 220
223 CLS:PRINT:PRINT"Do you want to interface as:"
224 PRINT: PRINT" 1. As an Instantaneous. ": PRINT: PRINT" 2. As a time delay."
225 PRINT:INPUT "Choose one from above (1 or 2): ";Q%
```

```
226 IF Q% < 1 OR Q% > 2 THEN BEEP:BEEP:GOTO 223
```

227 CLS:ON Q% GOTO 2000,2050

228 CLS:ON E% GOSUB 1000,1010,1020,1030,1040,1050,1060,1070,1080,1090

230 LOCATE 25,1:PRINT"Press +/- to change speed, to pause - stop/start, to exit"

235 X% = 30:U% = 1:C% = 1:LOCATE 23,15:PRINT"T(Delay) = "M" Sec."

:LOCATE 23,49 :PRINT"Grid in 1 :":LOCATE 23,60:PRINT A:LOCATE 23,63

:PRINT" second intervals";

240 DATA 5,4.5, 4,3.5, 3,2.5, 2,1.5, 1,0.5, 0

250 FOR I% = 1 TO 11:READ A\$:LOCATE I%\*2-1,1:PRINT A\$;:NEXT I%

255 VIEW SCREEN (30,0)-(610,170)

260 IF X% > = 610 THEN LINE (X%,0) - (X%,169),0:X% = 30 :LINE (X%-A,0)-(X%-A,169),0

265 LINE (X% + A,0) - (X% + A,169)

270 LINE (X%,0) - (X%,169),0

275 LINE (0,170)-(620,170)

285 MD% = 1:D%(0) = 0:D%(1) = NCHAN%-1

290 CALL DAS8 (MD%, D%(0), FLAG%)

295 MD% = 4

300 FOR Z% = 0 TO NCHAN%-1

305 CALL DAS8 (MD%,D%(0),FLAG%)

310 IF VL = 0 THEN DIO%(Z%) = D%(0)

315 NEXT Z%

320 FOR Z% = 0 TO NCHAN%-1

325 IF CH%(Z%) = 0 THEN GOTO 355

330 IF X% < 30 THEN X% = 30

335 Y% = DIO%(Z%)

340 IF YL%(Z%) = -32768! THEN GOTO 350

341 AA = 164-YL%(Z%)\*160!/2048!

342 BB = 164-Y%\*160!/2048!

```
345 LINE (X%,AA)-(X%,BB)
```

350 YL%(Z%) = Y%

355 NEXT Z%

360 GOSUB 450: IF Q + C% > T THEN GOTO 375

365 FOR I% = 1 TO 11 :PSET (X%, I%\*16-12):NEXT I%

370 Q = T

375 X% = X% + A

380 FOR I% = 0 TO U%

385 A\$ = INKEY\$:IF A\$ = "" GOTO 440

390 I% = U%

395 IF A\$ = CHR\$(27) THEN LOCATE 1,1:GOTO 685

400 IF A\$ = " + " THEN U% = U%/2:IF U% = 1 THEN GOSUB 465

405 IF A\$ = "-" AND U% < 16000 THEN U% = U%\*2:IF U% > 16000 THEN GOSUB 465

410 IF A\$ = "-" AND U% > 16000 THEN GOSUB 465

415 IF U% < = 200 THEN C% = 1 :LOCATE 23,1:PRINT SPC(79):LOCATE 23,15 :PRINT "T(Delay) = "M"Sec.":LOCATE 23,49:PRINT"Grid in 1 :" :LOCATE 23,60:PRINT A: LOCATE 23,63: PRINT" second intervals";

420 IF U% > 2000 THEN C% = 60: LOCATE 23,1:PRINT SPC(79)

:LOCATE 23,15:PRINT"T (Delay) = "M" Sec.":LOCATE 23,51:PRINT"Grid in 1: ":LOCATE 23,62:PRINT A: LOCATE 23,65:PRINT" min intervals";

:GOTO 430

425 IF U% > 200 THEN C% = 10: LOCATE 23,1:PRINT SPC(79):LOCATE 23,15 :PRINT "T(Dealy) = "M" Sec.":LOCATE 23,51:PRINT"Grid in 10:"

:LOCATE 23,63 : PRINT A:LOCATE 23,66:PRINT" sec intervals";

430 IF A\$ = " " THEN GOTO 435 ELSE GOTO 440

435 IF INKEY\$ = "" GOTO 435

440 NEXT I%

445 GOTO 260

450 T\$ = TIME\$

```
455 T = 3600!*VAL(LEFT$(T$,2)) + 60!*VAL(MID$(T$,4,2)) + VAL(RIGHT$(T$,2))
460 RETURN
465 IF U% = 1 THEN LOCATE 23.1:PRINT"MAX SPEED":
470 IF U% > 10000 THEN LOCATE 23,1:PRINT"MIN SPEED";
475 SOUND 500,3:SOUND 400,3
480 LOCATE 23,1:PRINT"
485 RETURN
495 PRINT: COLOR 0,7:PRINT" - Hit any key to return to Menu - ";:COLOR 7,0
500 IF INKEY$ = "" GOTO 500
 505 CLS:GOTO 685
 515 VL = 0
 520 MD% = 20:CALL DAS8( MD%, D%(0), FLAG% ):IF D%(3) = -1 THEN RETURN
 685 SCREEN 0:CLS:PRINT:PRINT"1. Do you want to rerun!"
690 PRINT:PRINT"2. Do you want to go back to Menu."
695 PRINT:INPUT"Enter number: ";Z%
700 IF Z% < OR Z% > 2 THEN BEEP:BEEP:CLS:GOTO 685
710 ON Z% GOTO 3000,3010
800 MD% = 14
805 OP%=0
810 FLAG% = 0
815 CALL DAS8 (MD%, OP%, FLAG%)
820 IF FLAG% < > 0 THEN CLS:PRINT"Error writing digital outputs !:GOTO 720
825 LOCATE 23,40:PRINT "TP = ";OP%
830 RETURN
900 IF INKEY$ = "" THEN GOTO 900 ELSE RETURN
1000 LINE (30,156)-(610,156):RETURN
1010 LINE (30,140)-(610,140):RETURN
1020 LINE (30,124)-(610,124):RETURN
1030 LINE (30,108)-(610,108):RETURN
1040 LINE (30,92)-(610,92):RETURN
```

```
1050 LINE (30,76)-(610,76):RETURN
```

1060 LINE (30,60)-(610,60):RETURN

1070 LINE (30,44)-(610,44):RETURN

1080 LINE (30,28)-(610,28):RETURN

1090 LINE (30,12)-(610,12):RETURN

2000 CLS:PRINT:PRINT"Please follow this direction:"

2005 PRINT:PRINT"1. Disconnect the wire between Op-Amp comparator and RC time constant circuit.":PRINT"2. Exchange the polarity when you connect into the box interface.":PRINT"3. Connect that wire directly into the channel interface that you prefere

2010 PRINT:PRINT"Strike any key to continue.....";

2015 IF INKEY\$ = "" GOTO 2015

2020 CLS:GOTO 228

2050 CLS:PRINT:INPUT"Enter your Capacitor (in uF): ",Q

2055 PRINT:INPUT"Enter your Resistor (in Ohm): ",R

2060 PRINT: INPUT" Enter input Voltage (in Volt): ", V

2065 D = E%\*.5

2070  $M = R*Q*10 ^ (-6)*LOG(V/(V-D))$ 

2075 PRINT:PRINT:PRINT"The delay time is ":PRINT:PRINT M" Second."

2080 PRINT:INPUT"Is above time okay......(Y/N): ";ZZ\$

2085 IF ZZ\$ = "Y" OR ZZ\$ = "y" THEN CLS:GOTO 228

2090 GOTO 2050

3000 RUN "RELAY"

3010 END

# **APPENDIX** 5

	DAS8	.ASM		ASSUME	CS:SEG_A, DS	SSEG_A
	(C) 19	91 ADCdr	iver Vers. V1.0	;	PROGRA	M ENTRY POINT
				DAS8	PROC	FAR
ovseg	macro re	g16, unused, Imm	16; Fixup for Assembler			
	ifidn	reg16, bx		START:		
	db	0BBh				
	endif				NOP	
	ifidn	reg16, cx			JMP	L_00BD
	db	0В9ь		COPYRIG		'(c) 1991 ADCdriver Vers. V1.0'
	endif			D_0021	DB 0, 0	; xref 9F02:0181, 03B2, 0646, 069A
	ifidn	reg16, dx		D_0021	22 4, 0	; 06A7, 0702, 078B, 0AC4
	db	0BAh		D_0023	DW 9EF2H	; xref 9F02:00C4, 00F5, 013D, 015C
	endif			D_0020	D W ) LI ZII	; 0443, 05D7, 089C, 0B95
	ifidn	reg16, si		D 0025	DW 0	; xref 9F02:0620, 067C, 06E0, 07B7
	db	0BEh		D_0027	DW0	
	endif					; xref 9F02:062A, 0689, 06ED, 07AD
	ifidn	reg16, di		D_0029	DW0	; xref 9F02:0634, 0691, 06F5, 0784, 082D
	db	0BFh		D_002B	DW 0	; xref 9F02:00EA, 0141, 0169, 01F2
	endif	VDI II				; 022A, 0251, 0262, 043E
	ifidn	man16 hm				; 04B4, 0588, 05BB, 05F0, 0659, 06A3, 06C6
		reg16, bp				; 070E, 0738, 0746, 07C2, 086A, 0878, 0897
	db	0BDb				; 0AAC, 0AB4, 0ABC, 0ACC, 0B01, 0B0D
	endif	11/04 (47)				; 0B6B, 0E2D, 0E3E, 0E6D
	ifidn	reg16, sp		D_002D	DW 0	; xref 9F02:01FB, 0452, 04C9, 04D1
	db	0BCh				; 0574, 05BF, 05F4, 06B1, 071D, 0811, 08AB
	endif					; 0B1D, 0B8C, 0C14, 0C1F, 0C54, 0C96, 0DC5
	ifidn	reg16, BX		D_002F	DW 0	; xref 9F02:05C9, 08CA, 0B2E, 0B9E
	db	0BBH				; 0C27, 0CC6, 0DD5
	endif			D_0031	DW 0	; xref 9F02:08C5, 0B32, 0B49, 0BFD
	ifidn	reg16, CX		2_000		; 0C23, 0D36, 0DF0
	db	0B9H		D 0033	DW 0	; xref 9F02:08C0, 0C1B, 0DF8, 0DFE, 0E13
	endif			D_0035	DW 0	; xref 9F02:08BB, 0C44, 0E21
	ifidn	reg16, DX		D_0037	DW 0	; xref 9F02:018D, 01B0, 027C, 03E5
	db	0BAH		D_0037	DWO	
	endif			D 0000	DWG	; 0471, 0768, 08F7, 0BB4, 0F3D, 0FB9
	ifidn	reg16, SI		D_0039	DW 0	; xref 9F02:0412, 087C, 0888, 09D6
	db	0BEH				; 09F1, 0A8A, 0BE0, 0E59, 0FB1
	endif	ODLII		D_003B	DW 0	; xref 9F02:0108, 011E, 012E, 0155
		16 DI				; 016E, 01E1, 01EB, 0219, 0223, 023A, 0255, 0266
	ifidn	reg16, DI				; 0490, 04B8, 04E4, 055C, 0566, 05AA, 05B4, 05E
	db	0BFH		1		; 05F9, 060A, 064F, 065F, 06BC, 06CA, 0721, 073
	endif	44 88				; 074A, 0777, 0815, 086E, 088D, 0913, 0934, 0946
	ifidn	reg16, BP				; 09B9, 09C6, 0A98, 0AA7, 0AD1, 0B4D, 0B65
	db	0BDH				; 0B75, 0C0B, 0C71, 0D71, 0D79
	endif					; 0DB9, 0DEA, 0E27, 0E84
	ifidn	reg16, SP		D 003D	DW 0	; xref 9F02:0433
	db	0BCH		D_003F	DW 0	; xref 9F02:045E, 04A0, 08B7, 0923
	endif			D_0041	DW 0	; xref 9F02:0117, 01DA
	dw	seg Imm16		D 0043	DW 0	; xref 9F02:0512, 0593, 0DDF, 0F54
ndm				D_0045	DW 0	; xref 9F02:00D3, 010E
				D_0047	DW 0	; xref 9F02:0212, 0233, 024D, 0273
				D_0047		; 03C8, 03DC, 046D, 0554, 076C, 08F3, 09DB
9EF2 0	085 E	EQU 85H	; (=0)			; 0A03, 0A85, 0B2A, 0E50, 0EFF
9EF2 0	-	EQU 89H	; (=0)			
9EF2_0	_	EQU 31BH	; (=3B06H)	D 40/1	D	; 0F06, 0F69, 0F76
_9EF2_0	OID_E	EQU 31BH	, (-55001)	D_0049	DW 0	; xref 9F02:019A, 01D0, 0797, 0A9F, 0B39
				D_004B	DW 0	; xref 9F02:0191, 01B4, 0277, 03E0
						; 043A, 04F9, 0521, 0540
	SEG A					; 05A0, 0771, 0AFD, 0DA1
	SECM	ENT BYTE I	PUBLIC			; 0E8A, 0E90, 0F9C, 0FA8

D_00BB L_00BD:	DW 9F02H		; 0138, 0B61 ; xref 9F02:0001		POP POP	ES BP	
2007 - 10 WHILE THE	DW 9F02H		, ALCE 91 02.0003, 00121, 0101				
D_00B9			; xref 9F02:00C9, 00D7, 00F1, 0101		POP	BX	
D 00B9	DW OFFSET L	_0D9A	; xref 9F02:0134		POP	SI	
D_00B7	DW OFFSET L	_OB5F	; xref 9F02:0134		POP	DI	
D_00B5	DW OFFSET L		; xref 9F02:0134		MOV	DS,CS:D_0023	; (=9EF2H)
D_00B3	DW OFFSET L	-	; xref 9F02:0134		MOV	ES:[DI],AX	
D 00B1	DW OFFSET L		; xref 9F02:0134		MOV	AX,CS:D_003B	; (=0)
D_00AF	DW OFFSET L	-	; xref 9F02:0134		MOV	DI,CS:D_0073	; (=0)
D_00AD	DW OFFSET L		; xref 9F02:0134		POPF	,	; Pop flags
D_00AB	DW OFFSET L		; xref 9F02:0134		REP		en cx 0 Mov [si] to es:[di]
D_00A9	DW OFFSET L	-	; xref 9F02:0134		MOV	CX,6	•
D_00A7	DW OFFSET L		; xref 9F02:0134		CLD		; Clear direction
D_00A5	DW OFFSET L		; xref 9F02:0134		PUSHF		; Push flags
D_00A3	DW OFFSET L		; xref 9F02:0134		MOV	DI,D_006F	; (=0)
D_00A1	DW OFFSET L	- Stranger	; xref 9F02:0134		MOV	SI,OFFSET D_002B	; (=0)
D_009F	DW OFFSET L		; xref 9F02:0134		MOV	ES,D_0023	; (=9EF2H)
D_009B	DW OFFSET L		; xref 9F02:0134		MOV	DS,CS:D_00BB	; (=9F02H)
D_009B	DW OFFSET L	_	; xref 9F02:0134				AFA, 0B54, 0B81, 0E95
D_0097 D_0099	DW OFFSET L		; xref 9F02:0134				875, 0894, 08E8
D_0095	DW OFFSET L DW OFFSET L		; xref 9F02:0134 ; xref 9F02:0134				728, 0743, 077E
D_0093	DW OFFSET L	- 1 Table 1	; xref 9F02:0134				26B, 04AE, 04EE 5B1, 05ED, 0656
D_0091	DW OFFSET L		; xref 9F02:0134	L_0138:			02:0129, 01E8, 0220, 0241
D_008F	DW OFFSET L	Toronto and	; xref 9F02:0134	T 0120.	JMP		SI] ;*(=169H) 23 entries
D 0000		xref 9F02:0			MOV	D_003B,0	; (=0)
D_008D	DW OFFSET L	The production of	; Data table (indexed access)		SHL	SI,1	; Shift w/zeros fill
D_008B		xref 9F02:0	Charles and the second	L_012C:	CUI		02:011C, 0127
D_0089		xref 9F02:0		I 0120	DB 90H		22-011C 0127
D_0085			0BA1, 0CA3, 0CBC, 0CD1, 0D39	10.00	JMP DR 00H	SHORT L_0138	
D_0083		xref 9F02:0		L_0129:	IMP	SHOPTI 0120	; xref 9F02:0115
D 0002	DB 00H,0A0H	weef OFO2-0	DRC2	I 0120-	JE	L_012C	; Jump if equal
D_007F		arei 9FUZ:U	0534, 0583, 0B16, 0DD1, 0F61				· Tump if equal
D 007E			2, 0DBF, 0DCD, 0F47, 0F50, 0F65		CMP	SI,0	, (-0)
D_007B	DW 0A0000000		; xref 9F02:0504, 050D, 0539, 056D		MOV	D_003B,1	; Jump if equal ; (=0)
D 007B			2, 0918, 092A		CMP JE	D_0041,1 L 012C	; (=0)
D_0077			044D, 0459, 0495, 04A7	1 1 1 1 1 1 1 1	JA	L_0129	; Jump if above
D 0077	DB 0, 0	-ef OFO2-0	MAD 0450 0405 04A7				· Tump if above
D_0073	•	xref 9F02:0	0E0, 0150		CMP	SI,D_0045 SI,16H	; (=0)
D 0073	DB 0, 0	mef OFO2.0	MEK 0150	F F	MOV		
D_006F		ALEL Pruz:0	00DF, 00ED, 0144		MOV	D 003B,2	; (=0)
D MKE		099C, 09A	and the same and t		POP	DS	
D_006D					PUSH	CS CS.D_WBB	, (=910211)
			08D9, 0963, 0979, 098B		MOV	DS,CS:D_00BB	; (=9F02H)
D_006B			98DE, 096C, 09BE, 0A1F, 0C33, 0C3B	20.5	POPF	o ron , rep will	; Pop flags
D_0069			983, 09B5, 0A3E, 0A64		REP		en cx 0 Mov [si] to es:[di]
2_007		0A56, 0A6			MOV	CX,6	, crear entection
D_0067			992, 09A6, 0A30, 0A45		CLD		; Clear direction
D_0003			09AA, 0C2F	L branch	PUSHF	20,0_00	; (=9EF2F) ; Push flags
D_0065			18D4, 094B, 095F, 0975		MOV	DS,D_0023	; (=9F02H) ; (=9EF2H)
D_0063			958, 0A28, 0A39, 0A4E, 0A5F, 0A74		MOV	ES,D_00BB	; (=9F02H)
D_0061			98CF, 093B, 09FF, 0C2B		MOV	SI,D_006F	; (=0) ; (=0)
D_005F			0407, 094F, 09D1, 09EA 08, 0AF3, 0BD3, 0E53, 0FB5		MOV	DI,OFFSET D_002B	; (=0) : (=0)
D_005D		xref 9F02:0		to before	MOV	CX,[BP+6] D_0073,CX	. (-0)
D MCD			6, 0E5F, 0F83; 0FAC		MOV MOV	D_006F,CX	; (=0)
			2, 081F, 0842, 08EE, 0B21		MOV	CX,[BP+8]	. (-0)
D_005B			0188, 0244, 026E, 0462, 047D, 072B		MOV	DS,CS:D_00BB	; (=9F02H)
D corp			9, 0E4A, 0F6D		MOV	CS:D_0045,AX	; (=0)
D_0059			020D, 03CF, 09E0, 0A07		MOV	AX,[DI]	
D 0050		OBED, OE			MOV	DI,[BP+0AH]	
			7B, 0BAC, 0BBC		MOV	CS:D_00BB,CS	; (=9F02H)
D_0057			209, 03D6, 054F, 09E5		MOV	CS:D_0023,DS	; (=9EF2H)
		0E46, 0F5A			PUSH	DI	
D_0055			4D6, 0519, 0DA7, 0E38		PUSH	SI	
D_0053	AL S		2AD, 02C5, 02E0, 02EC		PUSH	BX	
D_0051		xref 9F02:0			PUSH	ES	
D_004F			2B8, 02BD, 02E4		MOV	BP,SP	
D_004D	DW 0 ;	xref 9F02:0	2D9, 02F7		PUSH	BP	

	RETF	6	; Return far	1	CALL	S_026E	
					MOV	CS:D_003B,0	; (=0)
;	Indexed	Entry Point		L_0220:	JMP	; xref 9	F02:01F9, 0202, 0207
L_0169:		; xref 9F	F02:008D, 0134				
	MOV	DX,CS:D 002B	; (=0)	,	Indexe	Entry Point	
	MOV	CS:D_003B,3	; (=0)				
	CMP	DX,100H		L_0223:		; xref 9	F02:0091, 0134
	JL	L_01E8	; Jump if	_	MOV	CS:D_003B,5	; (=0)
	CMP	DX,3F8H	•		MOV	AX,CS:D_002B	; (=0)
	JG	L_01E8	; Jump if		CMP	AX,7	
	MOV	WORD PTR CS:D_00	21,DX; (=0)		JA	L_0241	; Jump if above
	INC	DX			MOV	CS:D_0047,AX	; (=0)
	INC	DX			CALL	S_026E	
	MOV	CS:D_005B,DX	; (=0)		MOV	CS:D_003B,0	; (=0)
	MOV	AX,CS:D_0037	; (=0)	L_0241:			; xref 9F02:0231
	OR	AX,CS:D_004B	; (=0)		JMP	L_0138	
	OR	AX,5					
	OUT		DMA-1 bas&add ch 1	;	Indexe	Entry Point	
	MOV	CS:D_0049,0	; (=0)	2,200			
	INC	DX		L_0244:		; xref 9	F02:0093, 0134
	JMP	SHORT\$+3	; delay for I/O	84,3048	MOV	DX,CS:D_005B	; (=0)
	NOP				IN	AL,DX ; port 0,	DMA-1 bas&add ch 0
	IN		DMA-1 bas&cnt ch 1		AND	AX,7	
	MOV	CL,4		*	MOV	CS:D_0047,AX	; (=0)
	SHR	AL,CL	; Shift w/zeros fill		MOV	CS:D_002B,AX	; (=0)
	AND	AL,7		1	MOV	CS:D_003B,0	; (=0)
	CMP	AL,5			JMP	L_0138	
	JNE	L_01D7	; Jump if not equal				
	MOV	AX,CS:D_0037	; (=0)	;	Indexe	l Entry Point	
	OR	AX,CS:D_004B	; (=0)				
	OR	AX,2		L_025F:		; xref 9	F02:0095, 0134
	DEC	DX	1-1		CALL	S_03B2	
	JMP	SHORT\$+3	; delay for I/O		MOV	CS:D_002B,AX	; (=0)
	NOP	DX,AL ; port 2,	DMA 1 has fradd ab 1		MOV	CS:D_003B,BX	; (=0)
	INC	DX, AL ; port 2,	DMA-1 bas&add ch 1		JMP	L_0138	
	JMP	SHORT\$+3	; delay for I/O	DAS8	ENDP		
	NOP	SHORT ##3	, delay lot 1/O	;			
	IN	AL,DX ; port 3,	DMA-1 bas&cnt ch 1	;	SUBRO	DUTINE	
	MOV	CL4	Divir 1 basecia ca 1	;			
	SHR	ALCL	; Shift w/zeros fill	; Called	from: 9F0	2:01D7, 0216, 0237, 0	559, 05A7, 0A0F,
	AND	AL7	, 50010 11/201 05 1111		0A9		
	CMP	AL <sub>2</sub> 2			01.25		
	JNE	L_01D7	; Jump if not equal	, S_026E	PROC	NEAR	
	MOV	CS:D_0049,1	; (=0)	3_0202	MOV	DX,CS:D_005B	; (=0)
L_01D7:			02:01AE, 01CE	1,758	MOV	AX,CS:D_0047	; (=0)
_	CALL	S_026E		1	OR	AX,CS:D_004B	; (=0)
	MOV	CS:D_0041,1	; (=0)		OR	AX,CS:D_0037	; (=0)
	MOV	CS:D_003B,0	; (=0)	4	OUT	Access to the contract of the	DMA-1 bas&add ch 0
L_01E8:		; xref 9F	602:0179, 017F		RETN	DALTE , port o,	Divir i rouseadd en o
_	JMP	L_0138		S_026E	ENDP		
				;	2		
;	Indexed	Entry Point		1 :	STIRDO	UTINE	
,	TALE A				SODRO	CINE	
L_01EB:		; xref 9F	702:008F, 0134	i	C-11-4	0000.0000 001	70
_	MOV	CS:D_003B,4	; (=0)	1	Called	rom: 9F02:02C2, 02I	29
	INIOA		; (=0)	;	PROC	NEAD	
	MOV	AX,CS:D_002B		S_0283	PROC	NEAR	
		AX,CS:D_002B AX,7				AV	
	MOV		; Jump if above		PUSH	AX DX	
	MOV CMP	AX,7	; Jump if above ; (=0)		PUSH	DX	
	MOV CMP JA	AX,7 L_0220	The second secon		PUSH PUSH	DX DI	
	MOV CMP JA MOV	AX,7 L_0220 CX,CS:D_002D CX,AX L_0220	The second secon		PUSH PUSH PUSH	DX DI DS	: Shift w/zeroe 611
	MOV CMP JA MOV CMP	AX,7 L_0220 CX,CS:D_002D CX,AX	; (=0)		PUSH PUSH PUSH SHL	DX DI DS AX,1	; Shift w/zeros fill
	MOV CMP JA MOV CMP JB	AX,7 L_0220 CX,CS:D_002D CX,AX L_0220	; (=0)	L_0000	PUSH PUSH PUSH SHL SHL	DX DI DS AX,1 AX,1	; Shift w/zeros fill
	MOV CMP JA MOV CMP JB CMP	AX,7 L_0220 CX,CS:D_002D CX,AX L_0220 CX,7	; (=0) ; Jump if below	L <sub>2</sub> Albert	PUSH PUSH PUSH SHL SHL MOV	DX DI DS AX,1 AX,1 DI,AX	; Shift w/zeros fill
	MOV CMP JA MOV CMP JB CMP JA	AX,7 L_0220 CX,CS:D_002D CX,AX L_0220 CX,7 L_0220	; (=0) ; Jump if below ; Jump if above	L_states	PUSH PUSH PUSH SHL SHL MOV XOR	DX DI DS AX,1 AX,1 DI,AX AX,AX	
	MOV CMP JA MOV CMP JB CMP JA MOV	AX,7 L_0220 CX,CS:D_002D CX,AX L_0220 CX,7 L_0220 CS:D_0057,AX	; (=0) ; Jump if below ; Jump if above ; (=0)	1,000	PUSH PUSH PUSH SHL SHL MOV	DX DI DS AX,1 AX,1 DI,AX	; Shift w/zeros fill

	MOV	DX,ES:[BX+2]	. Doub Cons	;	Called f	rom: 9F02:02D6	
	PUSHF		; Push flags				
	CLI		; Disable interrupts	;S_02FF	PROC	NEAR	
	XCHG	AX,[DI]			PUSH	BX	
	XCHG	DX,[DI+2]			PUSH	CX	
	POPF		; Pop flags				
		EC-(DV) AV	, I op liags		MOV	CX,AX	
	MOV	ES:[BX],AX			MOV	BX,1	
	MOV	ES:[BX+2],DX			SHL	BL,CL	; Shift w/zeros fill
	POP	DS			XOR	BX,0FFH	
	POP	DI			IN		H, 8259-1 int IMR
	POP	DX			MOV	CX,AX	11, 020 5-1 1110 114110
	POP	AX					
		^^			AND	AL,BL	
	RETN				JMP	SHORT\$+2	; delay for I/O
0283	ENDP			L, beth	OUT	21H,AL ; port 21	H, 8259-1 int comands
						: al = 0	F8H, inhibit IRQ3-7
	SUBRO	UTINE			MOV	AX,CX	
	DUDINO	011.12			POP	CX	
			and the second s				
	Called fr	rom: 9F02:04E1, 0D68	3,0E79		POP	BX	
					RETN		
2AC	PROC	NEAR		S_02FF	ENDP		
LAC.				-			
	PUSH	ES		D_031B	DW 0	; xref 9F02:0C5E, 0D5	C ODee
	MOV	CS:D_0053,AX	; (=0)	D_031B			
	<b>PUSH</b>	BX		2,000	DB	50H, 53H, 51H, 52H, 5	
	PUSH	CS		1	DB	1EH, 2EH, 8EH, 1EH	,0BBH, 00H
	POP	CS:D_0051	; (=0)		DB	83H, 3EH, 1BH, 03H,	00H, 75H
				L, 8424.1	DB	16H, 8BH, 16H, 21H,	
	POP	CS:D_004F	; (=0)		DB		
	MOV	BX,OFFSET D_004F	; (=0)			0EH, 83H, 00H,0C4H,	
	PUSH	CS			DB	00H, 8BH, 1EH, 85H,	00H,0F7H
	POP	ES			DB	OC3H,0FFH,0FFH, 75	H, 03H,0EBH
	CALL	S_0283		9,3100	DB	5EH, 90H, 0FFH, 06H,	1BH, 03H
					DB	42H, 42H, 91H,0EEH,	
	MOV	AX,CS:D_0053	; (=0)		DB		
	CMP	AX,0AH			DB	0C5H, 07H, 74H, 02H,	oren,ocin
	JB	L_02DD	; Jump if below	L_0359:			
	CMP	AX,0FH	THE RELLEGISTERS	1,3650	DEC	DX	
	JA	L_02DD	; Jump if above		DEC	DX	
			, Jump it above		INC	DX	
	SUB	AX,8			INC	DX	
	CALL	S_02FF			INC	DX	60000 00/0
	MOV	CS:D_004D,AX	; (=0)	L_035D:			; xref 9F02:0360
2DD:		; xref 9F0	2:02CC, 02D1		IN		DMA-1 bas&add ch 0
	POP	ES			TEST	AL,10H	
	RETN	DXXXL - Town LT			JNZ	L_035D	; Jump if not zero
				1	DEC	DX	
2AC	ENDP				DEC	DX	
	SUBRO	LITINE			INC	DX	
	DODAG	CILLE			OUT	DX,AL; ??IO NON-	STANDARD I/O POR
					JMP	SHORT L_0372	
	Called f	rom: 9F02:054C, 0D8	E, 0DAD	L_0368:			; xref 9F02:0392
				L_0500.	INIC	DV	, 1101 71 02.0372
2DF	PROC	NEAR		1,0700	INC	DX	DV4.41 4 11 1
LUI					OUT	DX,AL ; port 0,	DMA-1 bas&add ch 0
	PUSH	ES			MOV	ES:[DI],AX	
	MOV	AX,CS:D_0053	; (=0)		INC	DI	
	MOV	BX,OFFSET D_004F	; (=0)				
	PUSH	CS CS			INC	DI	
					DEC	BX	
	POP	ES			JZ	L_039A	; Jump if zero
	CALL	S_0283		L_0372:			; xref 9F02:0366
		AX,CS:D_0053	; (=0)		INC	DX	
	MOV		; Jump if carry Set		TEST	CH,7	
	JC JC	L 02FD	The state of the s				. Tomo !f
	JC	L_02FD AX 0FH			JZ	L_0380	; Jump if zero
	JC CMP	AX,0FH	· Tumn if above		2000		
	JC CMP JA	AX,0FH L_02FD	; Jump if above	L, MID	XCHG	AX,CX	
	JC CMP JA MOV	AX,0FH L_02FD AX,CS:D_004D	; (=0)	Longs	XCHG OUT		DMA-1 bas&cnt ch 0
	JC CMP JA	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H	; (=0) , 8259-1 int comands	1,000	OUT	DX,AL ; port 1,	DMA-1 bas&cnt ch 0
02FD:	JC CMP JA MOV	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H	; (=0) , 8259-1 int comands	LIMPL	OUT INC	DX,AL ; port 1, AL	DMA-1 bas&cnt ch 0
02FD:	JC CMP JA MOV OUT	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H ; xref 9F0	; (=0)	LIND	OUT INC XCHG	DX,AL ; port 1, AL AX,CX	DMA-1 bas&cnt ch 0
02FD:	JC CMP JA MOV OUT	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H	; (=0) , 8259-1 int comands	1,000	OUT INC XCHG JMP	DX,AL ; port 1, AL AX,CX SHORT L_0380	DMA-1 bas&cnt ch 0
	JC CMP JA MOV OUT POP RETN	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H ; xref 9F0	; (=0) , 8259-1 int comands 2:02F0, 02F5	Livipi	OUT INC XCHG	DX,AL ; port 1, AL AX,CX	DMA-1 bas&cnt ch 0
	JC CMP JA MOV OUT	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H ; xref 9F0 ES	; (=0) , 8259-1 int comands 2:02F0, 02F5		OUT INC XCHG JMP	DX,AL ; port 1, AL AX,CX SHORT L_0380 90H	DMA-1 bas&cnt ch 0
	JC CMP JA MOV OUT POP RETN	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H ; xref 9F0 ES	; (=0) , 8259-1 int comands 2:02F0, 02F5	L_0380:	OUT INC XCHG JMP DB	DX,AL ; port 1, AL AX,CX SHORT L_0380 90H ; xref 9F	902:0376, 037D, 0383
	JC CMP JA MOV OUT POP RETN ENDP	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H ; xref 9F0 ES	; (=0) , 8259-1 int comands 2:02F0, 02F5		OUT INC XCHG JMP DB	DX,AL ; port 1, AL AX,CX SHORT L_0380 90H ; xref 9f AL,DX ; port 1,	
02FD: 02DF	JC CMP JA MOV OUT POP RETN	AX,0FH L_02FD AX,CS:D_004D 21H,AL ; port 21H ; xref 9F0 ES	; (=0) , 8259-1 int comands 2:02F0, 02F5		OUT INC XCHG JMP DB	DX,AL ; port 1, AL AX,CX SHORT L_0380 90H ; xref 9F	902:0376, 037D, 0383

	DEC	DX	12.3 CS.D. Mark London St. on long		JNZ	L_03F0	; Jump if not zero
	IN	AL,DX	; port 0, DMA-1 bas&add ch 0		DEC	DX	
	MOV	AH,AL			IN	AL,DX	; port 1, DMA-1 bas&cnt ch 0
	DEC	DX			MOV	AH,AL	
	IN	AL,DX	; ??IO NON-STANDARD I/O PORT.		DEC	DX	
	TEST	CH,7			IN		; port 0, DMA-1 bas&add ch 0
	JZ	L 0394	; Jump if zero		SHR	AX.1	; Shift w/zeros fill
	DEC	CH	, sump it zero		SHR	AX.1	; Shift w/zeros fill
			249		SHR		
	JMP	SHORT L_0			SHR	AX,1	; Shift w/zeros fill
L_0394:			; xref 9F02:038E			AX,1	; Shift w/zeros fill
	MOV	ES:[DI],AX	1,000,000,000,000,000		CMP	CS:D_005F,1	; (=0)
	INC	DI			JE	L_0412	; Jump if equal
	INC	DI			SUB	AX,800H	
	DEC	BX		L_0412:			; xref 9F02:040D
L_039A:			; xref 9F02:0370		CMP	CS:D_0039,1	; (=0)
	MOV	DS:D_9EF2	0089_E,DI ; (=0)		JNE	L 0427	; Jump if not equal
	MOV	DS:D_9EF2			SHL	BL,1	; Shift w/zeros fill
	DEC		DS:D_9EF2_031B_E ; (=3B06H)		SHL	BL <sub>1</sub>	; Shift w/zeros fill
I 02 A 6.	DDC	OILD I II	( DOID_DELE_GOID_B , ( = 5D0011)		SHL	BL1	; Shift w/zeros fill
L_03A6:	POP	DS	order States		SHL	BL1	
							; Shift w/zeros fill
	POP	ES	7 (445)		AND	AH,8FH	
	POP	DI			OR	AH,BL	
	POP	DX	Liberty Printer	L_0427:			; xref 9F02:0418
	POP	CX			XOR	BX,BX	; Zero register
	POP	BX	Diego Palice		RETN		
	MOV	AL <sub>20</sub> H	; ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	L_042A:			; xref 9F02:03C6, 03F2
	OUT	20H,AL	; port 20H, 8259-1 int command	-	MOV	AX,7FFFH	
	001	201.11.12	; al = 20H, end of interrupt		MOV	BX,6	
	POP	AX	, at - 2011, end of interrupt		RETN	2.40	
		AA		C 02D2	ENDP		
	IRET		; Interrupt return	S_03B2	ENDF		
;		D. S.					
	CIIDDO	UTINE		;	Indexed	Entry Point	
;	SUBRU	UTINE		,			
; ;	SUBRO	OTINE	A 1446	,			
; ; : Called	Mary	CS-D_000	. 0501, 090B, 0A1C, 0F03	, L_0431:	13.0		; xref 9F02:0097, 0134
; ; Called	Mary	CS-D_000	3, 0501, 090B, 0A1C, 0F03		XOR		
;	from: 9F0	2:025F, 0488	s, 0501, 090B, 0A1C, 0F03			AX,AX	; Zero register
; ; Called ; S_03B2	from: 9F0	2:025F, 0488 NEAR			XOR MOV	AX,AX CS:D_003D,A	; Zero register
;	from: 9F0 PROC MOV	2:025F, 0488 NEAR DX,WORD	3, 0501, 090B, 0A1C, 0F03 PTR CS:D_0021; (=0)		XOR MOV MOV	AX,AX CS:D_003D,A AX,8	; Zero register X ; (=0)
;	from: 9F0 PROC MOV INC	2:025F, 0488 NEAR	PTR CS:D_0021; (=0)		XOR MOV MOV	AX,AX CS:D_003D,A AX,8 CS:D_004B,A	; Zero register ; (=0) X ; (=0)
;	FROC MOV INC PUSHF	2:025F, 0488 NEAR DX,WORD	PTR CS:D_0021 ; (=0) ; Push flags		XOR MOV MOV MOV PUSH	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B	; Zero register ; (=0) X ; (=0) ; (=0)
;	PROC MOV INC PUSHF CLI	2:025F, 0488 NEAR DX,WORD DX	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts		XOR MOV MOV MOV PUSH PUSH	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023	; Zero register ; (=0) X ; (=0) ; (=0) ; (=9EF2H)
;	from: 9F0  PROC  MOV  INC  PUSHF  CLI  OUT	2:025F, 0488 NEAR DX,WORD DX	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0		XOR MOV MOV MOV PUSH PUSH POP	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0)
;	PROC MOV INC PUSHF CLI	2:025F, 0488 NEAR DX,WORD DX	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0		XOR MOV MOV PUSH PUSH POP	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077	; Zero register X ; (=0) X ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0)
;	from: 9F0  PROC  MOV  INC  PUSHF  CLI  OUT	2:025F, 0488 NEAR DX,WORD DX	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007	; Zero register X ; (=0) X ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0)
;	FROC MOV INC PUSHF CLI OUT MOV	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 35D ; (=100H)		XOR MOV MOV PUSH PUSH POP	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077	; Zero register X ; (=0) X ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0)
;	PROC MOV INC PUSHF CLI OUT MOV INC IN	2:025F, 0488  NEAR  DX,WORD  DX,AL  CX,CS:D_0	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&ent ch 0 05D ; (=100H) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007	; Zero register X ; (=0) X ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0)
;	PROC MOV INC PUSHF CLI OUT MOV INC IN POPF	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX	PTR CS:D_0021; (=0) ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 35D ; (=100H)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTIC CS:D_0077 AX,CS:D_007 AX,AX,1	; Zero register ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; Shift w/zeros fill
;	PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND	2:025F, 0488 NEAR DX, WORD DX DX, AL CX, CS:D_00 DX AL, DX AX,80H	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  5D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_003 AX,1 AX,CS:D_000	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; Shift w/zeros fill ; (=0)
;	PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 bD ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTIC CS:D_0077 AX,CS:D_007 AX,AX,1	; Zero register ; (=0) ; (=0) ; (=9) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) 2D ; (=0) ; Shift w/zeros fill ; (=0) ; (=0)
;	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 bD ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero	L_0431:	XOR MOV MOV PUSH POP POP MOV DEC SHL ADD MOV	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX	; Zero register ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) 2D ; (=0) ; Shift w/zeros fill ; (=0) ; xref 9F02:046B
;	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00 AX,BX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H) ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero 47 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_007 AX,CS:D_007 AX,CS:D_007 AX AX,1 AX,CS:D_007 AX,CS:D_007 AX AX,1 AX,CS:D_007 CS:D_003F,A	; Zero register ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; Shift w/zeros fill ; (=0) ; (=0)
;	PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP	2:025F, 0488  NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX  AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero 47 ; (=0) 059 ; (=7)	L_0431:	XOR MOV MOV PUSH PUSH POP MOV DEC SHL ADD MOV IN	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,CS:D_007 AX AX,1 AX,CS:D_007 AX AX,1 AX,CS:D_007 AX AX,1	; Zero register ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) 2D ; (=0) ; Shift w/zeros fill ; (=0) ; xref 9F02:046B
;	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00 AX,BX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H) ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero 47 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 CS:D_003F,A  DX,CS:D_008 AL,DX AX,10H	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  77 ; (=0) X ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0
;	PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 L_03DB	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  5D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero  47 ; (=0)  59 ; (=7) ; Jump if below	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,CS:D_007 AX AX,1 AX,CS:D_007 AX AX,1 AX,CS:D_007 AX AX,1	; Zero register ; (=0)  X ; (=0) ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  ; Shift w/zeros fill 77 ; (=0) ; x ; (=0) ; x ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero
;	PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 L_03DB AX,CS:D_00	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  5D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero  47 ; (=0)  59 ; (=7) ; Jump if below	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 CS:D_003F,A  DX,CS:D_008 AL,DX AX,10H	; Zero register ; (=0)  X ; (=0) ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  X ; (=0) ; (=0) X ; (=0) ; xer 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 L_03DB	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero 047 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,AX,1 AX,CS:D_007 CS:D_003F,A DX,CS:D_007 AX,10H L_0462 AX,CS:D_000	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; yaref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero ; (=0)
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC	2:025F, 0488 NEAR DX,WORD DX DX,AL CX,CS:D_00 DX AL,DX AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 L_03DB AX,CS:D_00 AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  5D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero  47 ; (=0)  59 ; (=7) ; Jump if below	L_0431:	XOR MOV MOV PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,CS:D_007 AX,CS:D_008 AX,1 DX,CS:D_008 AL,DX AX,10H L_0462 AX,CS:D_006 AX,CS:D_006 AX,CS:D_006	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; yaref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero ; (=0)
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC	2:025F, 0488  NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX  AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 L_03DB AX,CS:D_00 AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,08	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  X ; (=0) ; (=0) ; Shift w/zeros fill 77 ; (=0) X ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0  ; Jump if zero ; (=0) ; (=0)
; S_03B2	FROM: 9F0  PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047,AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 95D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags ; Jump if zero 947 ; (=0) 959 ; (=7) ; Jump if below 957 ; (=0)  ; xref 9F02:03D4  AX ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 CS:D_003F,A DX,CS:D_008 AX,10H L_0462 AX,CS:D_000 AX,AS	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  77 ; (=0) X ; (=0) ; xef 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; port 0, DMA-1 bas&add ch 0 ; port 0, DMA-1 bas&add ch 0
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,BX AX,CS:D_00 AX  AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  35D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero  47 ; (=0)  359 ; (=7) ; Jump if below  357 ; (=0)  ; xref 9F02:03D4  AX ; (=0)  048 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT JMP	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX AX,1 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,1 AX,CS:D_007 AX,1 AX,CS:D_007 AX,1 AX,CS:D_007 AX,1 AX,CS:D_007 AX,1 AX,CS:D_007 AX,10H L_0462 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,B DX,AL SHORT L_04	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  77 ; (=0) X ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; port 0, DMA-1 bas&add ch 0 ; port 0, DMA-1 bas&add ch 0
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OR	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047,AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 047 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 048 ; (=0) 037 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 CS:D_003F,A DX,CS:D_008 AX,10H L_0462 AX,CS:D_000 AX,AS	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero ; (=0) ; (=0) ; port 0, DMA-1 bas&add ch 0
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,BX AX,CS:D_00 AX  AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  35D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero  47 ; (=0)  359 ; (=7) ; Jump if below  357 ; (=0)  ; xref 9F02:03D4  AX ; (=0)  048 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT JMP DB	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,B DX,AL SHORT L_04	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  X ; (=0) ; (=0) ; Shift w/zeros fill r ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero ; (=0) ; port 0, DMA-1 bas&add ch 0 7D ; xref 9F02:047A, 0486, 04AC
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OR	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_0 L_03DB AX,CS:D_0 AX AX CS:D_0047, AX,CS:D_0 AX,CS:D_0 AX,CS:D_0 AX,CS:D_0 AX,CS:D_0047, AX,CS:D_0 AX,CS:D_0047, AX,CS:D_00	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 047 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 048 ; (=0) 037 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT JMP DB	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 AX,CS:D_008 AX,1 AX,CS:D_008 AX,10H L_0462 AX,CS:D_008	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0)  X ; (=0) ; Shift w/zeros fill  77 ; (=0) X ; (=0) ; yerf 9F02:046B is (=0) ; port 0, DMA-1 bas&add ch 0  47 ; (=0) is port 0, DMA-1 bas&add ch 0  70  ; port 0, DMA-1 bas&add ch 0
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV CMP JB MOV DEC INC MOV OR OR OUT	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_0 L_03DB AX,CS:D_0 AX AX CS:D_0047, AX,CS:D_0 AX,CS:D_0 AX,CS:D_0 AX,CS:D_0 AX,CS:D_0047, AX,CS:D_0 AX,CS:D_0047, AX,CS:D_00	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 047 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 048 ; (=0) 037 ; (=0)	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OR OUT JMP DB MOV IN	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,B DX,AL SHORT L_04 90H DX,CS:D_007 AL,DX	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0)  X ; (=0) ; (=0) ; Shift w/zeros fill r ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; Jump if zero ; (=0) ; port 0, DMA-1 bas&add ch 0 7D ; xref 9F02:047A, 0486, 04AC
; s_03B2	FROM: 9F0  PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC  INC MOV OR OR OR OUT NOP NOP	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047,AX CS:D_00 AX,CS:D_00 DX,AL	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  35D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero  47 ; (=0)  359 ; (=7) ; Jump if below  357 ; (=0)  ; xref 9F02:03D4  AX ; (=0)  4AX ; (=0)  4AB ; (=0)  367 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT JMP DB	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 AX,CS:D_008 AX,1 AX,CS:D_008 AX,10H L_0462 AX,CS:D_008	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; port 0, DMA-1 bas&add ch 0 ; xref 9F02:047A, 0486, 04AC ; port 0, DMA-1 bas&add ch 0
; s_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OUT NOP JMP	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047,A AX CS:D_0047,A SHORT L_00 SHORT L_00 SHORT L_00 SHORT L_00 SHORT L_00	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0  35D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero  47 ; (=0)  359 ; (=7) ; Jump if below  357 ; (=0)  ; xref 9F02:03D4  AX ; (=0)  4AX ; (=0)  4AB ; (=0)  367 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OR OUT JMP DB MOV IN	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,B DX,AL SHORT L_04 90H DX,CS:D_007 AL,DX	; Zero register ; (=0)  X ; (=0) ; (=9EF2H)  CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0)  X ; (=0) ; Shift w/zeros fill  77 ; (=0) X ; (=0) ; yerf 9F02:046B is (=0) ; port 0, DMA-1 bas&add ch 0  47 ; (=0) is port 0, DMA-1 bas&add ch 0  70  ; port 0, DMA-1 bas&add ch 0
S_03B2	FROM: 9F0  PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC  INC MOV OR OR OR OUT NOP NOP	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047,AX CS:D_00 AX,CS:D_00 DX,AL	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 47 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 048 ; (=0) 037 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT JMP DB MOV IN AND JZ JMP DB	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_002B CS:D_0023 WORD PTR CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 DX,CS:D_007 AX,CS:D_007 A	; Zero register ; (=0) ; (=0) ; (=0) ; (=9EF2H) CS:D_0077+2; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; xref 9F02:046B ; (=0) ; port 0, DMA-1 bas&add ch 0 ; port 0, DMA-1 bas&add ch 0 ; xref 9F02:047A, 0486, 04AC ; port 0, DMA-1 bas&add ch 0
S_03B2	FROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OUT NOP NOP JMP DB	2:025F, 0488  NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX,CS:D_0047,AX,CS:D_00 DX,AL  SHORT L_090H	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 047 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 04B ; (=0) 037 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OUT JMP DB MOV IN AND JZ CALL	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,CS:D_007 AX,CS:D_007 AX,1 AX,CS:D_007 AX,1 AX,CS:D_007 AX,008 AX,1 AX,CS:D_008 AX,108 L_0462 AX,CS:D_008 AX,CS:D_008 AX,CS:D_008 AX,CS:D_008 AX,CS:D_008 AX,CS:D_008 AX,8 DX,AL SHORT L_04 90H DX,CS:D_008 AL,DX AX,8 L_047D S_03B2	; Zero register (X); (=0)  (X); (=0); (=9EF2H)  (CS:D_0077+2; (=0); (=0)  (D); (=0)  (CS:D_0077+2; (=0); (=0); (=0); (=0); (=0); (=0)  (CS:D_0077+2; (=0); (
S_03B2	FROM: 9F0 PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OR OUT NOP NOP JMP DB	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047, AX,CS:D_00 DX,AL  SHORT L_0 90H AL,DX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 47 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 048 ; (=0) 037 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OUT JMP DB MOV IN AND JZ CALL CMP	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 AX,CS:D_008 AX,1 AX,CS:D_008 AX,1 AX,CS:D_008 AX,10H L_0462 AX,CS:D_008 AX,8 DX,AL SHORT L_04 90H DX,CS:D_008 AL,DX AX,8 L_047D S_03B2 BX,0	; Zero register (X); (=0) (X); (=0) (E0); (=9EF2H) (CS:D_0077+2; (=0) (E0); (=0) (CS:D_0077+2; (=0) (E0); (=0) (CS:D_0077+2; (=
S_03B2	FROM: 9F0 PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OR OUT NOP NOP JMP DB IN DEC	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047,AX CS:D_00 AX,CS:D_00 AX,CS:D_00 AX,CS:D_00 AX CS:D_0047,AX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 048 ; (=0) 037 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OR OR OUT JMP DB MOV IN AND JZ CALL CMP JE	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,S DX,AL SHORT L_04	; Zero register (X); (=0)  (X); (=0); (=9)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0); (=0)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0); (=0)  (CS:D_0077+2; (=0); (=0); (=0); (=0)  (CS:D_0077+2; (=0)
;	FROM: 9F0 PROC MOV INC PUSHF CLI OUT MOV INC IN POPF AND JZ MOV MOV CMP JB MOV DEC INC MOV OR OR OR OUT NOP NOP JMP DB	2:025F, 0488E NEAR DX,WORD DX  DX,AL CX,CS:D_00 DX AL,DX  AX,80H L_042A BX,CS:D_00 AX,BX AX,CS:D_00 AX,CS:D_00 AX  AX CS:D_0047, AX,CS:D_00 DX,AL  SHORT L_0 90H AL,DX	PTR CS:D_0021; (=0)  ; Push flags ; Disable interrupts ; port 1, DMA-1 bas&cnt ch 0 05D ; (=100H)  ; port 2, DMA-1 bas&add ch 1 ; Pop flags  ; Jump if zero 047 ; (=0) 059 ; (=7) ; Jump if below 057 ; (=0)  ; xref 9F02:03D4  AX ; (=0) 04B ; (=0) 037 ; (=0) ; port 2, DMA-1 bas&add ch 1	L_0431:	XOR MOV MOV PUSH PUSH POP POP MOV DEC SHL ADD MOV IN AND JZ MOV OR OUT JMP DB MOV IN AND JZ CALL CMP	AX,AX CS:D_003D,A AX,8 CS:D_004B,A CS:D_0023 WORD PTR CS:D_0077 AX,CS:D_007 AX,AX,1 AX,CS:D_007 AX,AX,1 AX,CS:D_008 AX,1 AX,CS:D_008 AX,1 AX,CS:D_008 AX,10H L_0462 AX,CS:D_008 AX,8 DX,AL SHORT L_04 90H DX,CS:D_008 AL,DX AX,8 L_047D S_03B2 BX,0	; Zero register (X); (=0)  (X); (=0); (=9)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0); (=0)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0)  (CS:D_0077+2; (=0); (=0); (=0)  (CS:D_0077+2; (=0); (=0); (=0); (=0)  (CS:D_0077+2; (=0)

	LDS	DI, DWORD PTR CS	:D_0077; (=0) Load 32 bit ptr		POP	AX	
	MOV	[DI],AX			STI		; Enable interrupts
	INC	DI			IRET		; Interrupt return
	INC	DI		L_0534:			; xref 9F02:051F
	PUSH	CS	TO POALWISE	-	PUSH	CS:D_007F	; (=0)
		DS	( mily		POP		
	POP					WORD PTR CS:D_007B	; (=0)
	CMP	DI,CS:D_003F	; (=0)		JMP	SHORT L_0528	
	JA	L_04AE	; Jump if above				
	MOV	CS:D_0077,DI	; (=0)	;	Indexe	d Entry Point	
	JMP	SHORT L_047D	Line y	,			
L_04AE:		100	; xref 9F02:04A5	L_0540:		; xref 9F02:0	000P 0124
_	JMP	L_0138		D_0040.	MOV		
	01.11	CTALL ACTION CORP.	11-6			CS:D_004B,0	; (=0)
		T . D			MOV	CX,800H	
	Indexed	Entry Point	Linear V	L_054A:			; xref 9F02:054A
					LOOP	L_054A	; Loop if cx 0
_04B1:			F02:0099, 0134				
	PUSH	AX	The state of the s	0.000	CALL	S_02DF	
	PUSH	BX			PUSH	CS:D_0057	; (=0)
	PUSH	ES	The state of the state of		POP	CS:D_0047	; (=0)
	MOV	AX,CS:D_002B	; (=0)		CALL	S_026E	, (-0)
	MOV	CS:D_003B,7	; (=0)		MOV	CS:D_003B,0	; (=0)
	CMP	AX,2	A Tradition of Assert Contract	1 800	JMP	L_0138	
	JB	L_04EB	; Jump if below				
	CMP	AX,7		;	Indexe	d Entry Point	
	JA	L_04EB	; Jump if above	,			
	CMP	CS:D_002D,1	; (=0)	L_0566:		OE02-(	MOD 0124
	JA	L 04EB	; Jump if above	L_0300.	MON	; xref 9F02:0	
	PUSH				MOV	CS:D_003B,8	; (=0)
		CS:D_002D	; (=0)		MOV	WORD PTR CS:D_007B,	0; (=0)
	POP	CS:D_0055	; (=0)		PUSH	CS:D_002D	; (=0)
	ADD	AX,8			POP	WORD PTR CS:D_007B-	+2; (=0A000H)
	MOV	BX,4F1H	The State of the S		PUSH	WORD PTR CS:D_007B	; (=0)
	CALL	S_02AC	The second secon		POP	CS:D_007F	; (=0)
	MOV	CS:D_003B,0	; (=0)		MOV	AX,CS:D_002B	; (=0)
L_04EB:			F02:04C2, 04C7, 04CF		CMP		, (-0)
	POP	ES	02.0102, 0101, 0101	1, 79/5/4		AX,1	
	POP	BX	0.807 ( (-5)		JL	L_05B1	; Jump if
					SHL	AX,1	; Shift w/zeros fill
	POP	AX	Middle Street Committee		MOV	CS:D_0043,AX	; (=0)
	JMP	L_0138	and the second s		MOV	AX, WORD PTR CS:D_00	07B+2; (= $0A000H$ )
	PUSH	AX	Market Street Street Street		CMP	AX,0	
	PUSH	BX	Company of the Control of the Contro	0.000	JL	L 05B1	; Jump if
	PUSH	CX			MOV	CS:D_004B,8	; (=0)
	PUSH	DX			CALL	S_026E	1( )
	PUSH	DS		10,00000	MOV		. (-0)
	PUSH	DI			MOV	CS:D_003B,0	; (=0)
			Remarks and the	L_05B1:		; xref 9F02:0	158F, 059E
	PUSH	cs	1.00		JMP	L_0138	
	POP	DS					
	CMP	CS:D_004B,8	; (=0)		Indeve	d Entry Point	
	<b>JNE</b>	L_0528	; Jump if not equal	;	Indexe	a Linity I office	
	CALL	S 03B2		1 05D4		50000	MAT 0124
	LDS	DI,CS:D_007B; (=0)	Load 32 bit ntr	L_05B4:		; xref 9F02:0	
	MOV		Doug of our pur		MOV	CS:D_003B,9	; (=0)
		[DI],AX	Chance II		MOV	AX,CS:D_002B	; (=0)
	INC	DI	the state of the s		MOV	CX,CS:D_002D	; (=0)
	INC	DI			CMP	CX,1	
	MOV	WORD PTR CS:D_0	07B,DI; (=0)		JL	L 0SED	; Jump if
	CMP	DI,CS:D_0043	; (=0)		MOV		
	JB	L_0528	; Jump if below			SI,CS:D_002F	; (=0)
	CMP	CS:D_0055,0	; (=0)		CMP	SI,0	
	JNE	L_0534	; Jump if not equal		JL	L_05ED	; Jump if
	3145				SHL	SI,1	; Shift w/zeros fill
	MON	CS:D_004B,0	; (=0)		MOV	DI,AX	
0500	MOV	: xref 9	F02:04FF, 0517, 053E	1,0700	MOV	ES,CS:D_0023	; (=9EF2H)
_0528:					MOV	DS, WORD PTR CS:D 00	
_0528:	POP	DI					and the second s
_0528:					CLD		: Clear direction
_0528:	POP POP	DI	Allow I for op-		CLD	MOVEW P A	; Clear direction
0528:	POP POP	DI DS DX	Allowed on special profile		REP	MOVSW; Rep when cx 0 N	
0528:	POP POP POP	DI DS DX CX	Allower State open (cold)		REP PUSH	cs	
L_0528:	POP POP POP POP	DI DS DX CX BX	ting) (part) in sim	1	REP	CS DS	
J_0528:	POP POP POP POP POP MOV	DI DS DX CX BX AL,20H ;''	((-1)	E CONTRACTOR	REP PUSH	cs	
_0528:	POP POP POP POP	DI DS DX CX BX AL,20H ;'' 20H,AL ; port 20	DH, 8259-1 int command OH, end of interrupt	L_05ED:	REP PUSH POP	CS DS	Mov [si] to es:[di]

				1	SHL	DX,1	; Shift w/zeros fill
;	Indexed	l Entry Point			OR	AX,DX	
		7.00			MOV	DX, WORD PTR CS:I	0_0021; (=0)
L_05F0:		: xref 9F	702:00A1, 0134	- No. of Contract	ADD	DX,7	
	MOV	AX,CS:D 002B	; (=0)		OUT	DX,AL ; port 7,	DMA-1 bas&cnt ch 3
	MOV	CX,CS:D 002D	; (=0)		MOV	AX,CS:D_002B	; (=0)
				1	MOV	DX, WORD PTR CS:I	
	MOV	CS:D_003B,0AH	; (=0)	1	ADD	AX,4	5_0021, (-0)
	CMP	AX,0	managements.	1	ADD	DX,AX	
	JL	L_0656	; Jump if	1			
	CMP	AX,2		1	MOV	AX,CS:D_002D	; (=0)
	JG	L_0656	; Jump if	1	OUT		DMA-1 bas&add ch 2
	MOV	CS:D_003B,0BH	; (=0)	1	MOV	ALAH	
	CMP	CX,0	,,	1	JMP	SHORT \$+3	; delay for I/O
	JL	L 0656	. 7 16	1	NOP		
			; Jump if	1	OUT	DX,AL ; port 4,	DMA-1 bas&add ch 2
	CMP	CX,5			MOV	CS:D_003B,0	; (=0)
	JG	L_0656	; Jump if	1 000	MO		
	CMP	AX,0		L_06C3:	73.40		F02:0669, 066E
	<b>JNE</b>	L_0625	; Jump if not equal	1	JMP	L_0138	
	MOV	CS:D_0025,CX	; (=0)				
L_0625:		A111) =	; xref 9F02:061E	,	Indexed	Entry Point	
	CMP	AX,1	,	1		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	
	JNE	L 062F	. T :61	L_06C6:		· wref Oi	F02:00A5, 0134
		CORP. Color and Color and Color	; Jump if not equal	L_00C0:	MOV	AX,CS:D_002B	
	MOV	CS:D_0027,CX	; (=0)				; (=0)
L_062F:	1.00	Water of the second second	; xref 9F02:0628		MOV	CS:D_003B,0AH	; (=0)
	CMP	AX,2			CMP	AX,0	
	JNE	L_0639	; Jump if not equal		JL	L_0728	; Jump if
	MOV	CS:D_0029,CX	; (=0)		CMP	AX,2	
L_0639:			; xref 9F02:0632		JG	L_0728	; Jump if
	MOV	BX,CX	,		CMP	AX,0	•
	MOV	CL,6			JNE	L_06E8	; Jump if not equal
	SHL	AX,CL	; Shift w/zeros fill		MOV	BX,CS:D_0025	; (=0)
	SHL	BX,1	; Shift w/zeros fill		JMP	SHORT L_06FA	
	OR	AX,BX			DB	90H	
	OR	AX,30H		L_06E8:			; xref 9F02:06DE
	MOV	DX, WORD PTR CS:I	0.0021 · (=0)		CMP	AX,1	
			5_0021, (=0)		JNE	L_06F5	. Turn if not aqual
	ADD	DX,7					; Jump if not equal
	OUT		DMA-1 bas&cnt ch 3	10.00	MOV	BX,CS:D_0027	; (=0)
	MOV	CS:D_003B,0	; (=0)		JMP	SHORT L_06FA	
L_0656:		; xref 9F	702:0603, 0608, 0614, 0619		DB	90H	
	JMP	L_0138		L_06F5:			; xref 9F02:06EB
		A TUJEUN			MOV	BX,CS:D_0029	; (=0)
4 NTA2	Indeve	d Entry Point		L_06FA:		: xref 9	F02:06E5, 06F2
;	HIGEXE	a Entry I offit			SHL	BX.1	; Shift w/zeros fill
		endian security		1.00	MOV	CL6	, Stillt w/Zeros illi
L_0659:		; xref 9F	F02:00A3, 0134				C) 'C CII
	MOV	AX,CS:D_002B	; (=0)		SHL	AX,CL	; Shift w/zeros fill
	MOV	DX,AX			OR	AX,BX	
	MOV	CS:D_003B,0AH	; (=0)		MOV	DX, WORD PTR CS:	D_0021; (=0)
	CMP	AX,0	, , ,		ADD	DX,7	
			. Turna if		OUT	The state of the s	DMA-1 bas&cnt ch 3
	JL	L_06C3	; Jump if		SUB	DX,3	
	CMP	AX,2		1			. (=0)
	JG	L_06C3	; Jump if	1	MOV	BX,CS:D_002B	; (=0)
	MOV	CL,6			ADD	DX,BX	
	SHL	AX,CL	; Shift w/zeros fill		IN	AL,DX ; port 4,	DMA-1 bas&add ch 2
	OR	AX,30H			MOV	AH,AL	
					JMP	SHORT\$+2	; delay for I/O
	CMP	DX,0	. Town (Constraint)		IN		DMA-1 bas&add ch 2
	JNE	L_0684	; Jump if not equal		XCHG	AH,AL	
	MOV	DX,CS:D_0025	; (=0)				. (-0)
	JMP	SHORT L_0696			MOV	CS:D_002D,AX	; (=0)
	DB	90H			MOV	CS:D_003B,0	; (=0)
L_0684:	Erally.	1000	; xref 9F02:067A	L_0728:		; xref 9F	F02:06D4, 06D9
	CMP	DX,1			JMP	L_0138	
			· Tump if not sound				
	JNE	L_0691	; Jump if not equal	1 .	T- 3	Enter Doint	
	MOV	DX,CS:D_0027	; (=0)	,	Indexed	l Entry Point	
	JMP	SHORT L_0696				ALTER MANAGEMENT	
	DB	90H		L_072B:		; xref 9H	F02:00A7, 0134
			; xref 9F02:0687	-	MOV	DX,CS:D_005B	; (=0)
L 0691:					IN		DMA-1 bas&add ch 0
L_0691:	MOV	DX CS:D 0029	: (=0)				
L_0691: L_0696:	MOV	DX,CS:D_0029	; (=0) F02:0681, 068E	1,1800	MOV	CL,4	DIVIA-1 baskadd cii v

	CAD	AX,CL	. Ch:6/-: CII	1	JMP	SHORT\$+	2	; delay for I/O
	SAR		; Shift w/sign fill		AND		2	, delay for 1/0
	AND	AX,7			JZ	AX,20H		. T :6
	MOV	CS:D_002B,AX	; (=0)	L_07DF:	JZ	L_07D7		; Jump if zero
	MOV	CS:D_003B,0	; (=0)	L_U/Dr:	***			; xref 9F02:07E5
	JMP	L_0138			IN	ALDX	and the second s	MA-1 bas&add ch 0
		The Aller			JMP	SHORT\$+	2	; delay for I/O
;	Indexed	d Entry Point			AND	AX,20H		
					JNZ	L_07DF		; Jump if not zero
L_0746:		; xref 9F	02:00A9, 0134		MOV	AX,0FFFF	1	
	MOV	AX,CS:D_002B	; (=0)	,	INC	DX		
	MOV	CS:D_003B,0CH	; (=0)		INC	DX		
	CMP	AX,0			OUT	DX,AL		MA-1 bas&add ch 1
	JL	L_077E	; Jump if		JMP	SHORT\$+		; delay for I/O
	CMP	AX,0FH			OUT	DX,AL	; port 2, DN	MA-1 bas&add ch 1
	JG	L_077E	; Jump if		DEC	DX		
	MOV	DX,CS:D_005B	; (=0)	1, 1815	DEC	DX		
	SHL	AX,1	; Shift w/zeros fill	L_07F2:				; xref 9F02:07F8
	SHL	AX,1	; Shift w/zeros fill		IN	AL, DX		MA-1 bas&add ch 0
	SHL	AX,1	; Shift w/zeros fill		JMP	SHORT \$+	2	; delay for I/O
	SHL	AX,1	; Shift w/zeros fill		AND	AX,20H		
	MOV	CS:D_0037,AX	; (=0)		JZ	L_07F2		; Jump if zero
	OR	AX,CS:D 0047	; (=0)	L_07FA:				; xref 9F02:0800
	OR	AX,CS:D_004B	; (=0)	1 444	IN	AL,DX		MA-1 bas&add ch 0
	OUT		DMA-1 bas&add ch 0		JMP	SHORT \$+	2	; delay for I/O
	MOV	CS:D_003B,0	; (=0)		AND	AX,20H		
L_077E:			02:0754, 0759		JNZ	L_07FA		; Jump if not zero
	JMP	L_0138			INC	DX		
		•			INC	DX		
	Indovad	d Entry Point		Maria and Addison	IN	AL,DX	; port 2, DN	MA-1 bas&add ch 1
;	Hucket	Liniy I omi			JMP	SHORT\$+	2	; delay for I/O
1 0701			202.00 A B .012.4		MOV	CLAL		
L_0781:	MOV	Contract Con	02:00AB, 0134		IN	AL,DX	; port 2, DN	MA-1 bas&add ch 1
	MOV	AX,3			MOV	CH,AL		
	MOV	CS:D_0029,AX	; (=0)		MOV	AX.0FFFF	1	
	MOV	AX,0B6H			SUB	AX,CX		
	MOV	DX, WORD PTR CS:1	0_0021; (=0)	Contract of	MOV	CS:D_002D	AX	; (=0)
	ADD	DX,7			MOV	CS:D_003B		; (=0)
	OUT		DMA-1 bas&cnt ch 3		JMP	L_0138	,0	, (-0)
	MOV	AX,952H			31411	L_0150		
	CMP	CS:D_0049,1	; (=0)		T	F-4- D-4-		
	JNE	L_07A2	; Jump if not equal	,		d Entry Poin	· ·	
	MOV	AX,3E8H		1 0045			60000	00 4 D 012 4
L_07A2:			; xref 9F02:079D	L_081F:		DW 00 D		:00AD, 0134
	DEC	DX			MOV	DX,CS:D_0		; (=0)
	OUT	DX,AL ; port 6,	DMA-1 bas&add ch 3	L_0824:	D. T.			:0828, 084B
	JMP	SHORT \$+2	; delay for I/O		IN	AL,DX	; port 0, DN	MA-1 bas&add ch 0
	MOV	ALAH			AND	AX,20H		
	OUT	DX,AL ; port 6,	DMA-1 bas&add ch 3		JNZ	L_0824		; Jump if not zero
	INC	DX			ADD	DX,5		
	MOV	AX,3			MOV	CS:D_0029,	0	; (=0)
	MOV	CS:D_0027,AX	; (=0)		MOV	AX,0B0H		
	MOV	AX,76H			OUT	DX,AL	; port 5, DN	MA-1 bas&cnt ch 2
	OUT		DMA-1 bas&cnt ch 3		DEC	DX		
	JMP	SHORT \$+2	; delay for I/O		MOV	AL,0FFH		
	MOV	CS:D_0025,0	; (=0)	1.000	OUT	DX,AL	; port 4, DN	MA-1 bas&add ch 2
	MOV	AX,30H	,,,		NOP			
	OUT		DMA-1 bas&cnt ch 3		NOP			
	MOV	AX,CS:D_002B	; (=0)		JMP	SHORT\$+	3	; delay for I/O
	SHL	AX,1	; Shift w/zeros fill		NOP			
		DX	, Shirt W/Zeros III		OUT	DX,AL	; port 4, DN	MA-1 bas&add ch 2
	DEC DEC	DX			MOV	DX,CS:D_0		; (=0)
			DMA-1 bas&cnt ch 2		IN	AL,DX		MA-1 bas&add ch 0
	OUT				AND	AX,20H	, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2,	
	JMP	SHORT \$+2	; delay for I/O		JNZ	L_0824		; Jump if not zero
	MOV	AL,AH	DMA 1 has from the 2	L_084D:	3112	5_0021		; xref 9F02:0851
	OUT		DMA-1 bas&cnt ch 2	L_001D.	IN	AL,DX	: port 0 DN	MA-1 bas&add ch 0
	JMP	SHORT \$+2	; delay for I/O		AND	AX,20H	, port o, Di	I bubteaud tu 0
	MOV	DX,CS:D_005B	; (=0)					; Jump if zero
L_07D7:		L (1915)	; xref 9F02:07DD	1 0052.	JZ	L_084D		; xref 9F02:0857
	IN	AL,DX ; port 0,	DMA-1 bas&add ch 0	L_0853:				, ALC: 31 02.003 /

	IN		DMA-1 bas&add ch 0		CMP	BX,0	
	AND	AX,20H			JE	L_0918	; Jump if equal
	JNZ	L_0853	; Jump if not zero		MOV	CS:D_003B,BX	; (=0)
	ADD	DX,4		L_0918:	200		; xref 9F02:0911
	IN		DMA-1 bas&add ch 2		LDS	DI, DWORD PTR CS:	
	MOV	CL,AL		1 1000			; (=0) Load 32 bit pt
	JMP	SHORT \$+3	; delay for I/O		MOV	[DI],AX	
	NOP				INC	DI	
	IN	AL,DX ; port 4,	DMA-1 bas&add ch 2		INC	DI	
	MOV	CH,AL		The second	PUSH	CS	
	MOV	AX,0FFFFH			POP	DS	
	SUB	AX,CX			CMP	DI,CS:D_003F	; (=0)
	MOV	CS:D_002B,AX	; (=0)		JA	L_0931	; Jump if above
	MOV	CS:D_003B,0	; (=0)		MOV	CS:D_0077,DI	; (=0)
	JMP	L_0138			JMP	SHORT L_08EE	
				L_0931:			; xref 9F02:0928
	Indexed	Entry Point			JMP	L_0138	
				;			
0878:		· wref 0	F02:00AF, 0134	1 ;	SUBRO	DUTINE	
0070.	MOV	AX,CS:D_002B	; (=0)	1 '	00211		
	MOV	CS:D_0039,0	; (=0)		Called	From: 0E02,00E2 0C	917
	CMP	AX,0	,( )	1.,1640.70	Called	from: 9F02:08E3, 0C	)I.
	JLE	L_088D	; Jump if or =	5 0024	PPOC	NEAD	
	INC	CS:D_0039	; (=0)	S_0934	PROC	NEAR	
088D:	1110	W.D_003	; xref 9F02:0886		MOV	CS:D_003B,0DH	; (=0)
U00D.	MOV	CS:D 003B,0			CMP	CS:D_0061,7	; (=0)
	JMP		; (=0)	1 0040	JBE	L_0946	; Jump if below or =
	JIVIF	L_0138		L_0943:	73.45		F02:095D, 096A, 0981, 0990
	40.	T. D.			JMP	L_09CF	
	Indexed	Entry Point		L_0946:			; xref 9F02:0941
					INC	CS:D_003B	; (=0)
0897:			F02:00B1, 0134		MOV	AX,CS:D_0065	; (=0)
	PUSH	CS:D_002B	; (=0)	M	CMP	CS:D_005F,1	; (=0)
	PUSH	CS:D_0023	; (=9EF2H)		JE	L_095A	; Jump if equal
	POP	WORD PTR CS:D_0	077+2; (=0)		ADD	AX,800H	
	POP	CS:D_0077	; (=0)	L_095A:			; xref 9F02:0955
	MOV	AX,CS:D_002D	; (=0)		CMP	AX,1000H	
	DEC	AX			JAE	L_0943	; Jump if above or =
	SHL	AX,1	; Shift w/zeros fill		MOV	CS:D_0065,AX	; (=0)
	ADD	AX,CS:D_0077	; (=0)	Carlotte L. Martini	MOV	AX,CS:D_006D	; (=0)
	MOV	CS:D_003F,AX	; (=0)		CMP	AX,800H	
	<b>PUSH</b>	CS:D_0035	; (=0)		JAE	L_0943	; Jump if above or =
	PUSH	CS:D_0033	; (=0)		TEST	CS:D_006B,1	; (=0)
	PUSH	CS:D_0031	; (=0)		JNZ	L_0998	; Jump if not zero
	PUSH	CS:D_002F	; (=0)		MOV	AX,CS:D_0065	; (=0)
	POP	CS:D_0061	; (=0)	5, 8455	ADD	AX,CS:D_006D	; (=0)
	POP	CS:D_0065	; (=0)	No. of Street, or other Persons and Street, o	CMP	AX,1000H	
			; (=0)		JAE	L 0943	; Jump if above or =
	POP	CS:D_006D			JAL		
	POP POP	CS:D_006D CS:D_006B			MOV	CS:D_0069,AX	; (=0)
	POP	CS:D_006B	; (=0)			ST. T. C.	; (=0) ; (=0)
	POP CALL	CS:D_006B S_0934	; (=0)		MOV	CS:D_0069,AX	; (=0)
	POP CALL JNC	CS:D_006B S_0934 L_08EB			MOV MOV SUB	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D	; (=0) ; (=0)
	POP CALL	CS:D_006B S_0934	; (=0) ; Jump if carry=0	1,3002	MOV MOV SUB JC	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943	; (=0) ; (=0) ; Jump if carry Set
	POP CALL JNC JMP	CS:D_006B S_0934 L_08EB L_0138	; (=0)	h <sub>e</sub> jminde	MOV MOV SUB JC MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX	; (=0) ; (=0)
08EB:	POP CALL JNC	CS:D_006B S_0934 L_08EB	; (=0) ; Jump if carry=0 ; xref 9F02:08E6		MOV MOV SUB JC	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943	; (=0) ; (=0) ; Jump if carry Set ; (=0)
08EB: 08EE:	POP CALL JNC JMP	CS:D_006B S_0934 L_08EB L_0138 S_09D1	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F	L_0998:	MOV MOV SUB JC MOV JMP	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973
08EB:	POP CALL JNC JMP CALL	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0)		MOV MOV SUB JC MOV JMP	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9 AX,CS:D_0065	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9 AX,CS:D_0065 AX,CS:D_0065	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD CMP	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9 AX,CS:D_0065 AX,CS:D_006D AX,1000H	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD CMP JAE	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9 AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; Jump if above or =
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OR	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; Jump if above or = ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; Jump if above or = ; (=0) ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP NOP	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0067,AX	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; (=0) ; (=0) ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OR OUT NOP NOP JMP	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0)		MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB JC	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_006D L_09CF	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; Jump if above or = ; (=0) ; (=0) ; Jump if carry Set
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP NOP	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA SHORT L_0905 90H	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0) ; (=0)	L_0998:	MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0067,AX	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if carry Set ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP NOP JMP DB	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA SHORT L_0905 90H ; xref 9	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0) ; (=0) -1 bas&add ch 0		MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB JC MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0065 CS:D_0067,AX AX,CS:D_0065 CS:D_0069,AX	; (=0) ; (=0) ; (=0) ; Jump if carry Set ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0996
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP NOP JMP DB	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA SHORT L_0905 90H ; xref 9; AL,DX; port 0, port 0,	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0) ; (=0)	L_0998:	MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB JC MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0069,AX CS:D_0069,AX CS:D_003B	; (=0) ; (=0) ; (=0) ; (=0) ; xref 9F02:0973 ; (=0) ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP NOP JMP DB	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA SHORT L_0905 90H ; xref 9; AL,DX ; port 0, AX,8	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0) ; (=0) -1 bas&add ch 0  F02:0902, 0909 DMA-1 bas&add ch 0	L_0998:	MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB JC MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_0065 L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 CS:D_0067,AX AX,CS:D_0065 CS:D_0067,AX AX,CS:D_0065 CS:D_0067,AX CS:D_0068 AX,CS:D_006B CS:D_0069,AX  CS:D_003B CS:D_006B,1	; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0973 ; (=0) ; (=0) ; Jump if above or = ; (=0) ; (=0) ; Jump if carry Set ; (=0) ; xref 9F02:0996 ; (=0) ; (=0)
08EB: 08EE:	POP CALL JNC JMP CALL MOV MOV OR OR OUT NOP NOP JMP DB	CS:D_006B S_0934 L_08EB L_0138 S_09D1 DX,CS:D_005B AX,CS:D_0047 AX,CS:D_0047 AX,CS:D_0037 AX,8 DX,AL; port 0, DMA SHORT L_0905 90H ; xref 9; AL,DX; port 0, port 0,	; (=0) ; Jump if carry=0 ; xref 9F02:08E6 ; xref 9F02:092F ; (=0) ; (=0) ; (=0) -1 bas&add ch 0	L_0998:	MOV MOV SUB JC MOV JMP MOV ADD CMP JAE MOV MOV SUB JC MOV	CS:D_0069,AX AX,CS:D_0065 AX,CS:D_006D L_0943 CS:D_0067,AX SHORT L_09B9  AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_006D AX,1000H L_09CF CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0065 AX,CS:D_0067,AX AX,CS:D_0065 AX,CS:D_0069,AX CS:D_0069,AX CS:D_003B	; (=0) ; (=0) ; (=0) ; Jump if carry Set ; (=0) ; (=0)

CLC		; Clear carry flag		POP	CS:D_0047	; (=0)
RETN				POP	CS:D_0039	; (=0)
	; xref 9	F02:0943, 09A4, 09B3, 09C4		POP	CS:D_005F	; (=0)
STC		; Set carry flag	1 000000	CALL	S_026E	
RETN				RETN		
ENDP			S_09D1	ENDP		
SUBRO	DUTINE		,	Indexe	d Entry Point	
Called f	from: 9F02:08EB, 0C	25B	L_0A98:	MOV		9F02:00B3, 0134
	K Cartery Physics				CS:D_003B,11H	; (=0)
PROC	NEAR		, ,	CMP	CS:D_0049,1	; (=0)
PUSH	CS:D_005F	; (=0)		JNE	L_0AFA	; Jump if not equa
PUSH	CS:D_0039	; (=0)		DEC	CS:D_003B	; (=0)
<b>PUSH</b>	CS:D_0047	; (=0)	1.0000	CMP	CS:D_002B,0	; (=0)
<b>PUSH</b>	CS:D_0059	; (=7)		JE	L_0AC4	; Jump if equal
<b>PUSH</b>	CS:D_0057	; (=0)	1	CMP	CS:D_002B,8	; (=0)
MOV	CS:D_005F,1	; (=0)		JL	L_0AFA	; Jump if
MOV	CS:D_0039,0	; (=0)		CMP	CS:D_002B,0FH	; (=0)
MOV	CS:D_0063,0	; (=0)	A 200	JG	L_0AFA	; Jump if
MOV			L_0AC4:		-	; xref 9F02:0AB2
MOV	AX,CS:D_0061	; (=0)		MOV	DX, WORD PTR C	
	CS:D_0047,AX	; (=0)	4-1-6	ADD	DX,3	5.5_0021, (-0)
MOV	CS:D_0059,AX	; (=7)		MOV	AX,CS:D_002B	. (-0)
MOV	CS:D_0057,AX	; (=0)				; (=0)
CALL	S_026E			OUT		3, DMA-1 bas&cnt ch 1
		; xref 9F02:0A79	0.055	MOV	CS:D_003B,0	; (=0)
MOV	AH,1			MOV	CS:D_005F,0	; (=0)
INT	16H ; Keybo	ard i/o ah=function 01h		CMP	AL <sub>0</sub>	
		tus, if zf=0 al=char		JE	L_0AFA	; Jump if equal
JZ	L 0A1C	; Jump if zero	1,40%	CMP	AL <sub>8</sub>	
CMP	AL 1BH	, sump it zero		JE	L 0AFA	; Jump if equal
JE	L_0A7B	. Turne if annal		CMP	AL,0AH	
JE	L_OA/B	; Jump if equal	1,0000	JE	L 0AFA	; Jump if equal
		; xref 9F02:0A16		CMP	AL,0CH	, sump it equal
CALL	S_03B2		P	JE		. Jump if annal
TEST	CS:D_006B,1	; (=0)	1 22		L_0AFA	; Jump if equal
JNZ	L_0A4E	; Jump if not zero		CMP	AL,0EH	
CMP	CS:D_0063,1	; (=0)	V	JE	L_0AFA	; Jump if equal
JE	L_0A39	; Jump if equal	1, 10, 10, 100	MOV	CS:D_005F,1	; (=0)
CMP	AX,CS:D_0067	; (=0)	L_0AFA:		; xref 9F02:0AA5, 0.	
JBE	L 0A74	; Jump if below or =			; 0AE5, 0AE9, 0AE	D, 0AF1
JMP	SHORT L_0A79			JMP	L_0138	
		; xref 9F02:0A2E	1,000			
DEC	CS:D_0063	; (=0)	,	Indexe	d Entry Point	
CMP			,	Indexe	a Dairy & Onic	
	AX,CS:D_0069	; (=0)	I MED.			0E02.00D5 0124
JAE	L_0A7B	; Jump if above or =	L_0AFD:	MON		9F02:00B5, 0134
CMP	AX,CS:D_0067	; (=0)		MOV	AX,CS:D_004B	; (=0)
JB	L_0A79	; Jump if below		MOV	CS:D_002B,0	; (=0)
JMP	SHORT L_0A74	100000000000000000000000000000000000000	1.4000	CMP	AX,8	
		; xref 9F02:0A26		JNE	L_0B12	; Jump if not equa
CMP	CS:D_0063,1	; (=0)	20.000	INC	CS:D_002B	; (=0)
JE	L_0A5F	Jump if equal	L_0B12:			; xref 9F02:0B0B
CMP	AX,CS:D_0067	; (=0)	17.55	MOV	AX, WORD PTR C	S:D_007B; (=0)
JAE	L 0A74	; Jump if above or =	D_ROB	SUB	AX,CS:D_007F	; (=0)
JMP	SHORT L 0A79		0,4084	SHR	AX,1	; Shift w/zeros fill
31411	SHORT E_OATS	; xref 9F02:0A54	D.80%	MOV	CS:D_002D,AX	; (=0)
DEC	OS D 00/3		13 (4030)	MOV	DX,CS:D_005B	; (=0)
DEC	CS:D_0063	; (=0)	D from			
CMP	AX,CS:D_0069	; (=0)		IN	The state of the s	0, DMA-1 bas&add ch 0
JBE	L_0A7B	; Jump if below or =		AND	AX,7	
CMP	AX,CS:D_0067	; (=0)	2.00	MOV	CS:D_0047,AX	; (=0)
JA	L_0A79	; Jump if above		MOV	CS:D_002F,AX	; (=0)
JMP	SHORT L_0A74		. T 10000	MOV	CS:D_0031,0FFFFH	; (=0)
	; xref 9F02:0A35, 0A4	C. 0A5B. 0A72		CMP	CS:D_0049,1	; (=0)
INC	CS:D 0063	; (=0)		JNE	L 0B4D	; Jump if not equ
	; xref 9F02:0A37, 0A4		1	INC	DX	,
INC		, , , , , , , , , , , , , , , , , , ,		JMP	SHORT\$+3	; delay for I/O
	CHODT! 0412				SHOKE STS	, delay for 1/O
JMP	SHORT L_0A12	E02-0414 0443 0440		NOD		
ЈМР	; xref 91	F02:0A1A, 0A43, 0A69	1 5 1 1 1 1	NOP	AL DV	1 DMA 1 hard 1 2
		F02:0A1A, 0A43, 0A69 ; (=0) ; (=7)		NOP IN AND	AL,DX ; port AX,0FH	1, DMA-1 bas&cnt ch 0

	MOV	CS:D_0031,AX	; (=0)	10000	SHL	AX,1	; Shift w/zeros fill
L_0B4D:		-	; xref 9F02:0B3F	1) 21	SHL	AX,1	; Shift w/zeros fill
-	MOV	CS:D_003B,0	; (=0)		MOV	AH,AL	
	JMP	L_0138			MOV	D_0C88,AX	; (=0)
D_0B57	DW	0; xref 9F02:0B6F, 0E	386, 0C05, 0C6B	L_0BFD:			; xref 9F02:0BE5
_			; 0C8F		MOV	AX,D_0031	; (=0)
D_0B59	DW	OFFSET L_0B86; Da	ta table (indexed access)	* * * * * * * * * * * * * * * * * * * *	CALL	S_0D4B	
			; xref 9F02:0B7D		JC	L_0C11	; Jump if carry Set
D_0B5B	DW	OFFSET L_0C14	; xref 9F02:0B7D		MOV	D_0B57,1	; (=0)
D_0B5D	DW	OFFSET L_0C8A	; xref 9F02:0B7D		MOV	D_003B,0	; (=0)
				L_0C11:	170.00		; xref 9F02:0C03
;	Indexe	d Entry Point			JMP	L_0B81	
L_0B5F:		· xref QF	F02:00B7, 0134	,	Indexed	Entry Point	
	PUSH	cs		· ·			
	POP	DS		L_0C14:		::	tref 9F02:0B5B, 0B7D
	MOV	D_00BB,DS	; (=9F02H)	_	CMP	D_002D,0	; (=0)
	MOV	D_003B,13H	; (=0)		JE	L_0C44	; Jump if equal
	MOV	BX,D_002B	; (=0)		PUSH	D_0033	; (=0)
	CMP	BX,D_0B57	; (=0)		PUSH	D_002D	; (=0)
	JA	L_0B81	; Jump if above		PUSH	D_0031	; (=0)
	MOV	D_003B,0	; (=0)		PUSH	D_002F	; (=0)
	SHL	BX,1	; Shift w/zeros fill	1,100	POP	D_0061	; (=0)
	JMP	WORD PTR D_0B59[	BX];*(=0B86H) 3 entries		POP	D_0065	; (=0)
L_0B81:		; xref 9F02:0B73, 0C11	I, 0C77, 0D48		POP	D_006B	; (=0)
	JMP	L_0138		1 1000	POP	D_006D	; (=0)
D_0B84	DW	0; xref 9F02:0D4B, 01	D6B, 0D81, 0D91	5,,40791	DEC	D_006B	; (=0)
					CALL	S_0934	
;	Indexe	d Entry Point			JC	L_0C77	; Jump if carry Set
				L_0C44:	a		; xref 9F02:0C19
L_0B86:		; xref 9F	F02:0B59, 0B7D		CMP	D_0035,0	; (=0)
	MOV	D_0B57,0	; (=0)	1 0000	JE	L_0C54	; Jump if equal
	MOV	AX,D_002D	; (=0)	L_0C4B:	MON	DWD AACD	; xref 9F02:0C52
	MOV	D_0089,AX	; (=0)		MOV	DX,D_005B	; (=0)
	MOV	D_0C7A,AX	; (=0)	7 - 1	IN		ort 0, DMA-1 bas&add ch 0
	MOV	AX,D_0023	; (=9EF2H)	In the second	TEST	AL,20H	;''
	MOV	D_008B,AX	; (=0)	1 0054	JZ	L_0C4B	; Jump if zero
	MOV	WORD PTR D_0C7A		L_0C54:	СМР	D 000D 0	; xref 9F02:0C49
	MOV	AX,D_002F	; (=0)		JE	D_002D,0 L_0C5E	; (=0) ; Jump if equal
	MOV	WORD PTR D_0085,		10,000	CALL	S_09D1	, Jump II equal
	MOV	D_0C7E,AX	; (=0)	L_0C5E:	CALL	5_0,01	; xref 9F02:0C59
	MOV	D_0C80,AX	; (=0)	L_GCOL.	MOV	D_031B,0	; (=0)
	OR	CX,CX	; Zero?	L SDOT	MOV	AL <sub>8</sub>	, (-0)
	MOV	AX,D_0057	; (=0)		MOV	DX,D_005B	; (=0)
	OR	CLAL		5.10%	OUT		ort 0, DMA-1 bas&add ch 0
	OR	CL,8		0.4086	MOV	D_0B57,2	; (=0)
	MOV	AX,D_0037 CL,AL	; (=0)	7-7-7	MOV	D_003B,0	; (=0)
	OR		10.00	1 4000		5_0005,0	; xref 9F02:0C42
	11011			1 (K .//.			, , , , , , , , , , , , , , , , , , , ,
	MOV	AX,D_0059	; (=7)	L_0C77:	IMP	I. 0B81	
	SUB	AX,D_0059 AX,D_0057	; (=7) ; (=0)	2.00	JMP DW	L_0B81	0B92, 0CAB, 0CCA, 0D0B
	SUB OR	AX,D_0059 AX,D_0057 CH,AL	; (=0)	D_0C7A	DW	0, 0 ; xref 9F02:	0B92, 0CAB, 0CCA, 0D0B
	SUB OR MOV	AX,D_0059 AX,D_0057 CH,AL D_0083,CX		D_0C7A D_0C7E	DW DW	0, 0; xref 9F02: 0; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32
	SUB OR MOV INC	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX	; (=0) ; (=0)	D_0C7A D_0C7E D_0C80	DW DW DW	0, 0; xref 9F02:0 0; xref 9F02:0E 0; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F
	SUB OR MOV INC MOV	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX	; (=0) ; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82	DW DW DW	0, 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F
	SUB OR MOV INC MOV MOV	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX	; (=0) ; (=0) ; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84	DW DW DW DW	0, 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B
	SUB OR MOV INC MOV MOV	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0	; (=0) ; (=0) ; (=0) ; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86	DW DW DW DW DW	0, 0 ; xref 9F02: 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED
	SUB OR MOV INC MOV MOV MOV CMP	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1	; (=0) ; (=0) ; (=0) ; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84	DW DW DW DW	0, 0 ; xref 9F02: 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B
	SUB OR MOV INC MOV MOV CMP JNE	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if not equal	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW DW DW DW DW DW	0, 0; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED
	SUB OR MOV INC MOV MOV MOV JNE OR	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if not equal ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86	DW DW DW DW DW DW	0, 0 ; xref 9F02: 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E 0 ; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED
	SUB OR MOV INC MOV MOV CMP JNE	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if not equal ; (=0) Taxp - sign extn byte	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW DW DW DW DW DW	0,0; xref 9F02:06 0; xref 9F02:06	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED FA, 0CF5, 0D01, 0D23, 0D29
	SUB OR MOV INC MOV MOV MOV CMP JNE OR NOP	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1 ;*ASM 1	; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW DW DW DW DW DW DW	0,0; xref 9F02:0 0; xref 9F02:0 1 Entry Point	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED
	SUB OR MOV INC MOV MOV MOV CMP JNE OR NOP	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1 ;*ASM 0	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if not equal ; (=0) ; ixup - sign extn byte ; xref 9F02:0BD8 ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW DW DW DW DW DW Indexec	0,0; xref 9F02:0 0; xref 9F02:0 1: x	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED FA, 0CF5, 0D01, 0D23, 0D29
	SUB OR MOV INC MOV MOV CMP JNE OR NOP	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1 ;*ASM (	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if not equal ; (=0) ; Jump if not equal	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW DW DW DW DW DW DW PUSH	0,0; xref 9F02:0 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E 0; xref 9F02:0E 1 Entry Point	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED FA, 0CF5, 0D01, 0D23, 0D29
	SUB OR MOV INC MOV MOV MOV CMP JNE OR NOP CMP JNE OR	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1 ;*ASM 1	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW	0, 0 ; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED FA, 0CF5, 0D01, 0D23, 0D29
L_0BE0:	SUB OR MOV INC MOV MOV MOV CMP JNE OR NOP CMP JNE OR	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1 ;*ASM 1	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; Jump if not equal ; (=0) [xup - sign extn byte ; xref 9F02:0BD8 ; (=0) ; Jump if not equal ; (=0) [xup - sign extn byte	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW D	0,0; xref 9F02:0 0; xref 9F02:0E 1 Entry Point  AX BX CX DX	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED FA, 0CF5, 0D01, 0D23, 0D29
L_0BE0:	SUB OR MOV INC MOV MOV MOV CMP JNE OR NOP CMP JNE OR	AX,D_0059 AX,D_0057 CH,AL D_0083,CX AX D_0C82,AX D_0C84,AX D_0C86,0 D_005F,1 L_0BE0 D_0C86,1 ;*ASM 1	; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0) ; (=0)	D_0C7A D_0C7E D_0C80 D_0C82 D_0C84 D_0C86 D_0C88	DW	0, 0 ; xref 9F02:0E	A4, 0CB2, 0CCE, 0D0F, 0D32 A7, 0CA0, 0D2F C7, 0D15, 0D1F CA, 0D1B CD, 0BDA, 0BE7, 0CE2, 0CED FA, 0CF5, 0D01, 0D23, 0D29

	CMP	D_002D,0	; (=0)	fa_ceuc	POP	сх		
	JE	L_0CB2	; Jump if equal	D, 1938	POP	BX		
		S 0D81	, Jump it equal	D. Mink				
	CALL	The second constitution of the second constituti		L L MAN	POP	AX		
	MOV	AX,D_0C80	; (=0)	20 00000	JMP	L_0B81		
	SUB	AX, WORD PTR D_0085		10 10 14 14				
	JZ	L_0CB9	; Jump if zero	;	SUBRO	DUTINE		
	MOV	CX,AX		0.000				
	LES	BX,DWORD PTR D_0C	7A; (=0) Load 32 bit ptr		Called	OF02.0	coo	
	JMP	SHORT L_OCCE		,	Called	from: 9F02:0	COO	
	DB	90H		;				
L_0CB2:	DD		; xref 9F02:0C9B	S_0D4B	PROC	NEAR		
L_OCD2.	CMP	D_0C7E,0	The state of the s		CMP	D_0B84,1		; (=0)
			; (=0)		JE	L_0D71		; Jump if equal
a same	JNE	L_0CBC	; Jump if not equal		CMP	AX,2		
L_0CB9:			0C94, 0CA7, 0CD5	1 1 1 1 1	JB	L 0D79		; Jump if below
	JMP	SHORT L_0D2F			CMP	AX,7		
	DB	90H			JA	L_0D79		; Jump if above
L_0CBC:			; xref 9F02:0CB7		MOV	D_031B,2		; (=0)
	CMP	WORD PTR D_0085,0	; (=0)	The second	ADD	AX,8		, (-0)
	JNE	L_0CC6	; Jump if not equal					
	CALL	S_0D81			MOV	BX,31DH		
L_0CC6:			; xref 9F02:0CC1		CALL	S_02AC		
2_0000.	MOV	CX,D 002F			MOV	D_0B84,1		; (=0)
			; (=0)	L_0D71:				; xref 9F02:0D50
	LES	BX,DWORD PTR D_0C			MOV	D_003B,0		; (=0)
L_0CCE:			0CAF, 0D2D		CLC			; Clear carry flag
	MOV	AX,D_0C7E	; (=0)	L MALEY	RETN			
	CMP	AX, WORD PTR D_0085	; (=0)	L_0D79:			· wref 9F02-	0D55, 0D5A
	JBE	L_0CB9	; Jump if below or =	L_0D13.	MOV	D_003B,7	,	; (=0)
	MOV	AX,ES:[BX]	•			D_003B,7		
	SHR	AX,1	; Shift w/zeros fill		STC			; Set carry flag
	SHR	AX,1	; Shift w/zeros fill		RETN			
				S_0D4B	ENDP			
	SHR	AX,1	; Shift w/zeros fill	;				
	SHR	AX,1	; Shift w/zeros fill	;	SUBRO	DUTINE		
	TEST	D_0C86,1	; (=0)		DODING			
	JNZ	L_0CED	; Jump if not zero	1,000		07700.0	000 000	00.40
	SUB	AX,800H		;	Called	rom: 9F02:0	C9D, 0CC3	3, 0D40
L_0CED:			; xref 9F02:0CE8	;				
-	TEST	D_0C86,2	; (=0)	S_0D81		PROC	NEAR	
	JZ	L 0D05	; Jump if zero			CMP	D_0B84,0	; (=0)
	MOV	DX,D_0C88	; (=0)			JE	L_0D97	; Jump if equal
	AND	AH,8FH	, (-0)			MOV	D_031B,2	; (=0)
				1,000		CALL	S 02DF	, , ,
	OR	AH,DH				MOV		. (-0)
	ADD	DH,10H				MOV	D_0B84,0	; (=0)
	MOV	D_0C88,DX	; (=0)					
L_0D05:			; xref 9F02:0CF3	L_0D97:				; xref 9F02:0D86
	MOV	ES:[BX],AX			RETN	TO STREET		
	ADD	BX,2		S_0D81	ENDP			
	MOV	D 0C7A,BX	; (=0)	D_0D98	DW	0	: xref 9F02:	0D9A, 0DB0, 0E7E
			A 65			EV.10 1483	,	,,
	DEC	D_0C7E	; (=0)		I	Fatan D.		
	JZ	L_0D2F	; Jump if zero	;	Indexed	Entry Poin	lt.	
	DEC	D_0C82	; (=0)	1,000				
	JNZ	L_0D2D	; Jump if not zero	L_0D9A:			; xref 9F02:	00B9, 0134
	PUSH	D_0C84	; (=0)		CMP	D_0D98,0		; (=0)
	POP	D_0C82	; (=0)		JE	L ODB9		; Jump if equal
	MOV	DX,D_0C88	; (=0)	-	MOV	D_004B,0		; (=0)
	MOV		, ( - 4)		MOV	The state of the s		; (=0)
		DH,DL	. (=0)			D_0055,0		, (-0)
1 0000	MOV	D_0C88,DX	; (=0)		CALL	S_02DF		
L_0D2D:			; xref 9F02:0D19		MOV	D_0D98,0		; (=0)
	LOOP	L_0CCE	; Loop if cx 0	L_0DB6:		· Control Services	ODDB, ODE8,	0DF6, 0DFC, 0E03
L_0D2F:		; xref 9F02:	0CB9, 0D13		JMP	L_0E95		
	MOV	AX,D_0C80	; (=0)	L_0DB9:		Til steens o		; xref 9F02:0D9F
	SUB	AX,D_0C7E	; (=0)	-	MOV	D_003B,8		; (=0)
	MOV	D 0031,AX	; (=0)		MOV	WORD PT	R D 007B.0	; (=0)
		WORD PTR D_0085,0	; (=0)		PUSH	D_002D	,	
	CMP						D D 007D . 3	; (=0)
	JNE	L_0D43	; Jump if not equal	1 - 1,499.1	POP		R D_007B+2	; (=0A000H)
	CALL	S_0D81	*****		PUSH	WORD PT	K D_007B	; (=0)
			; xref 9F02:0D3E	1 1 1 1 1 1 1	POP	D_007F		; (=0)
L_0D43:					11011	AND MAT		. ( - 0)
	POP	ES			MOV	AX,D_002F		; (=0)
L_0D43:	POP POP	ES DX			CMP	AX,1		; (=0)

	JL	L_0DB6	; Jump if	D_0E9C	DW	0; xref 9F02:0E0D, 0	)F98	
	SHL	AX,1	; Shift w/zeros fill	D_0E9E	DW	0; xref 9F02:0E1E, 0	F92	
	MOV	D_0043,AX	; (=0)	D_0EA0	DW	0; xref 9F02:0EF3, 0	F11, 0F21	
	MOV	AX, WORD PTR D_0	D_0EA2	DW	0; xref 9F02:0EF9, 0F17, 0F24			
	CMP	AX,0	D_0EA4	DW	0; xref 9F02:0E24, 0EE6, 0EED, 0F0A, 0F28			
	JL	L_0DB6	; Jump if	D_0EA6	DW	0; xref 9F02:0EF0, 0F1B		
	MOV	D_003B,14H	; (=0)	D_0EA8	DW	0; xref 9F02:0E56, 0	F2C	
	MOV	AX,D_0031	; (=0)	D_0EAA	DW	0; xref 9F02:0E5C, (	F36	
	CMP	AX,0FH		DB	50H, 53H, 51H, 52H, 1EH, 57H			
	JA	L_0DB6		DB	0EH, 1FH,0B0H, 20	H,0E6H, 20H		
	CMP	AX,D_0033		DB	0FFH, 36H, 37H, 00H	I,0FFH, 36H		
	JA	L_0DB6	; Jump if above		DB	5FH, 00H,0FFH, 36I	H, 39H, 00H	
	CMP	D_0033,0FH	; (=0)		DB	83H, 3EH, 4BH, 00H, 08H, 74H		
	JA	L_0DB6 ; Jump if above			DB	03H,0E9H,0E3H, 00H,0C7H, 06H		
	SHL	AX,1	; Shift w/zeros fill		DB	5FH, 00H, 01H, 00H,0C7H, 06H		
	SHL	AX,1	; Shift w/zeros fill		DB	39H, 00H, 00H, 00H		
	SHL	AX,1	; Shift w/zeros fill		DB	0EH,0A3H, 37H, 00	AND THE PROPERTY OF THE PARTY O	
	SHL	AX,1	; Shift w/zeros fill		DB	4BH, 00H, 00H, 00H		
	MOV	D_0E9C,AX	; (=0)	L_0EE6:			; xref 9F02:0F88	
	MOV	D_0E9A,AX	; (=0)		CMP	D_0EA4,1	; (=0)	
	MOV	AX,D_0033	; (=0)		JBE	L_0EFF	; Jump if below or =	
	SHL	AX,1	; Shift w/zeros fill		MOV	AX,D_0EA4	; (=0)	
	SHL	AX,1	; Shift w/zeros fill		MOV	D_0EA6,AX	; (=0)	
	SHL	AX,1	; Shift w/zeros fill		MOV	D_0EA0,0	; (=0)	
	SHL	AX,1	; Shift w/zeros fill		MOV	D_0EA2,0	; (=0)	
	MOV	D_0E9E,AX	; (=0)	L_0EFF:			9F02:0EEB, 0F1F	
	MOV	AX,D_0035	; (=0)		PUSH	D_0047	; (=0)	
	MOV	D_0EA4,AX	; (=0)		CALL	S_03B2		
	MOV	D_003B,7	; (=0)		POP	D_0047	; (=0)	
	MOV	AX,D_002B	; (=0)		CMP	D_0EA4,1	; (=0)	
	AND	AX,7		Remodel & Ar	JBE	L_0F2C	; Jump if below or =	
	CMP	AX,2			ADD	D_0EA0,AX	; (=0)	
	JB	L_0E95	; Jump if below		JNC	L_0F1B	; Jump if carry=0	
	MOV	D_0055,0	; (=0)		INC	D_0EA2	; (=0)	
	MOV	AX,D_002B	; (=0)	L_0F1B:			; xref 9F02:0F15	
	AND	AX,8			DEC	D_0EA6	; (=0)	
	JZ	L_0E4A	; Jump if zero		JNZ	L_0EFF	; Jump if not zero	
	INC	D_0055	; (=0)		MOV	AX,D_0EA0	; (=0)	
L_0E4A:			; xref 9F02:0E44 ; (=7)		MOV	DX,D_0EA2	; (=0)	
	MOV	AX,D_0059		IDIV	$D_0EA4$ ; (=0)	ax,dxrem=dx:ax/data		
	MOV	WORD PTR D_0E98,		L_0F2C:	as an	D 00101	; xref 9F02:0F0F	
	MOV	D_0047,AX	; (=0)		CMP	D_0EA8,1	; (=0)	
	MOV	AX,D_005F	; (=0)		JE	L_0F36	; Jump if equal	
	14104	D_0EA8,AX	; (=0)		SUB	AX,800H	4.0000.0004	
	MOV	AX,D_0039	; (=0)	L_0F36:		D 4D114	; xref 9F02:0F31	
	MOV	D_0EAA,AX	; (=0)		CMP	D_0EAA,1	; (=0)	
	MOV	DX,D_005B	; (=0)		JNE	L_0F46	; Jump if not equal	
	MOV	AX,D_0057	; (=0)	985	MOV	BX,D_0037	; (=0)	
	OR	AX,D_0E9A	; (=0)		AND	AH,8FH		
	OUT	DX,AL ; port 0,		OR	AH,BL	CAPAS APAR		
	PUSH	AX		L_0F46:	DUCL	DC	; <b>xref</b> 9F02:0F3B	
	PUSH	DX			PUSH	DS	I 120 kis	
	MOV	AX,D_002B	; (=0)		LDS		Load 32 bit ptr	
	AND	AX,7		1 100	MOV	[DI],AX		
	ADD	AX,8			INC	DI		
	MOV	BX,0EACH			INC	DI		
	CALL	S_02AC			POP	DS	DI . (-0)	
	POP	DX			MOV	WORD PTR D_007		
	POP	AX			CMP	DI,D_0043	; (=0)	
	MOV	D_0D98,1	; (=0)		JB	L_0F69	; Jump if below	
	MOV	D_003B,0	; (=0)		CMP	D_0055,0	; (=0)	
	MOV	D_004B,8	; (=0)		JE	L_0FB1	; Jump if equal	
	OR	AX,D_004B	; (=0)		PUSH	D_007F	; (=0)	
	OUT		DMA-1 bas&add ch 0		POP	WORD PTR D_007		
L_0E95:			F02:0DB6, 0E36	L_0F69:			; xref 9F02:0F58	
	JMP	L_0138	an arrival		MOV	AX,D_0047	; (=0)	
_		0, 0; xref 9F02:0E4D,	DF79		INC	AX		
D_0E98 D_0E9A	DB DW	0; xref 9F02:0E10, 0E			CMP	AX,D_0059	; (=7)	

	JBE	L 0F76	; Jump if below or =
	MOV	AX,D 0057	; (=0)
L 0F76:			; xref 9F02:0F71
2_01 /0.	MOV	D 0047,AX	; (=0)
	CMP	AX, WORD PTR D	
	JE	L 0F8B	; Jump if equal
	OR	AX.D 0E9A	; (=0)
	MOV	DX,D_005B	; (=0)
	OUT		0, DMA-1 bas&add ch 0
	JMP	L 0EE6	.,
L 0F8B:	51111		; xref 9F02:0F7D
L_or ob.	MOV	BX,D 0E9A	; (=0)
	ADD	BX,10H	, (-0)
	CMP	BX,D 0E9E	; (=0)
	JBE	L 0F9C	; Jump if below or =
	MOV	BX,D 0E9C	; (=0)
L 0F9C:	MOV	DA,D_VL)C	; xref 9F02:0F96
L_orsc.	MOV	D 004B,8	; (=0)
	MOV	D 0E9A,BX	
	OR	AX.BX	; (=0)
	OR	AX,D 004B	. (-0)
	MOV	DX,D 005B	; (=0)
			; (=0)
L 0FB1:	OUT	DX,AL ; port	0, DMA-1 bas&add ch 0 ; xref 9F02:0F5F
L_UFB1:	POP	D 0020	
		D_0039	; (=0)
	POP	D_005F	; (=0)
	POP	D_0037	; (=0)
	POP	DI	
	POP	DS	
	POP	DX	
	POP	CX	
	POP	BX	
	POP	AX	
	IRET		; Interrupt return
SEG_A	ENDS		
-	END	START	

#### CROSS REFERENCE - KEY ENTRY POINTS

seg:off type label 9F02:0000 FAR START

Interrupt Usage Synopsis

Interrupt 16H: get status, if zf = 0 al = char

I/O Port Usage Synopsis Port 0 : DMA-1 bas&add ch 0 : DMA-1 bas&cnt ch 0 Port 1 : DMA-1 bas&add ch 1 Port 2 Port 3 : DMA-1 bas&cnt ch 1 Port 4 : DMA-1 bas&add ch 2 Port 5 : DMA-1 bas&cnt ch 2 : DMA-1 bas&add ch 3 Port 6 Port 7 : DMA-1 bas&cnt ch 3 Port 20H : 8259-1 int command Port 21H : 8259-1 int IMR Port 21H : 8259-1 int comands

2 Ocurrences of Non-Standard I/O ports used.

# REFERENCES

Crussel Mason, "The Art and Science of Protective Relaying", Engineering Planning and Development Section General Electric Company Schenectady, New York, 1979.

David J. Comer, "Modern Electronic Circuit Design", California State University, 1981.

General Electric, "Silicon Controlled Rectifier Manual including; Triac and the Industry's Broadest Line of Thyristor and Rectifier Components".

Irving M. Gottlieb, "Solid State Power Electronic", McGraw Hill Publisher, 1984

Jacob Millman, Ph D and Christos C. Halkias, Ph D, "Electronic Devices and Circuit Design", Columbia University, 1986.

Madava Rao, "Power System Protection Static Relays", Department of Electrical Engineering, University of Roorkee, India, 1979.

Richard F. Shea, "Principles of Transistor circuits", Electronic Laboratory of General Electric Company, Electronics Park Syracuse, New York, 1986.

Sunil S. Rao, "Switchgear and Protection", McGraw Hill Publisher, 1983.

The Electricity Council, "Power System Protection 2", Peter Peregrinus LTD, 1986.

Abraham I. Pressman, "<u>Design Solid State Circuit for Digital computers</u>", John F Rider Publisher, Inc., New York, 1980.

Robert F. Coughlin and Frederick F. Driscoll, "<u>Operational Amplifier and Linear Integrated Circuits</u>", Prentice Hall, Inc., Englewood Cliffs, New Jersey, 1987.

Ralph J. Smith, "Circuit, Devices and Systems", John Willey & Son, Inc, 1971.

Bharat Kinariwala, Franklin F. Kuo and Nai-Kuan Tsao, "Circuit and Computation", John Willey & Son, Inc, 1978.

John Staudhammer, "<u>Circuit Analysis by Digital Computer</u>", Prentice Hall, Inc., Englewood Cliff, New Jersey, 1976.

Spectrum, Inc., "MICRO-CAP", Advanced Microcomputer Circuit Analysis, 1982 - 1988.

Alen L. Wyatt, "Assembly Language", Que Corp., Carmel, Indiana, 1987.

"Macro Assembler", Professional Development System, Microsoft, 1991.

"Advance BASIC", I B M, 1988.

"Professional BASIC compiler", Microsoft, 1991.

"Ouick BASIC", Microsoft, 1989.

"Turbo BASIC", Borland International, 1988.

"Object Compiler", Microsoft and IBM, 1991.