# MODELING, ANALYSIS, SIMULATION AND MEASUREMENTS OF A FLY-BACK MULTI-LOOP CONTROL SWITCHING MODE POWER SUPPLY

by

Crown-Sen Shieh

Submitted in Partial Fulfillment of the Requirements

for the Degree of

Master of Science in Engineering

in the

Program

Electrical Engineering

Prof Samuel J. Skarote 7/30/86

Advisor Date

Saly M. Hothkisa July 31, 1986

Dean of the Graduate School Date

YOUNGSTOWN STATE UNIVERSITY
August, 1986

#### ABSTRACT

MODELING, ANALYSIS, SIMULATION AND MEASUREMENTS

OF A FLY-BACK MULTI-LOOP CONTROL SWITCHING MODE POWER SUPPLY

Crown-Sen Shieh

Master of Science in Engineering Youngstown State University , 1986

Modeling, analysis, simulation and the measurements of a fly-back switching mode power supply employing multiple loop control are presented. The objectives are to examine the small-signal dynamic performances and to provide an adequate measurement method for the fly-back switching mode power supply which is operated in continuous MMF mode at a constant frequency.

To gain insights to the performance characteristics of the power supply, the power supply is modeled according to the three basic functional blocks: fly-back power stage, error processor, and pulse width modulator. After the small-signal model of each block are assembled, the audio-susceptibility, output impedance, and system loop gain characteristics are simulated. Finally, an adequate measurement method, digital modulation technique, is introduced and the experimental verifications of the system loop gain are presented.

4.3.2 Derivation of Coefficients $c_1$ and $d_1$	45
5. SIMULATION	48
5.1 Introduction	48
5.2 Simulations of Audio-susceptibility and Output Impedance	49
5.2.1 Equation Formulations	50
5.2.2 Simulation Results of Audio-susceptibility and Output Impedance	53
5.3 The System Loop Gain Characteristics	56
6. MEASUREMENT	60
6.1 Loop Gain Measurement and Analog Modulation Technique	60
6.2 Consideration of Loop Gain Measurement in Switching Power Supply	62
6.3 Digital Modulation Technique	62
6.3.1 The Digital Modulator	63
6.3.2 The Digital Demodulator	67
6.4 Loop Gain Measurement with Digital Modulation Technique	70
6.4.1 Determination of T Without Amplifier	71
6.4.2 Determination of T With Amplifier	74
6.5 Results of Loop Gain Measurements	76
7. CONCLUSION	79
APPENDIX A. Derivations of State-space Equations	81
APPENDIX B. Derivations of Transfer Functions for Fly- Back Power Stage	85
APPENDIX C. Data Provision of Simulation and Computer Simulation Program	91
REFERENCES	101

·

r

•

; (

N.

.

## LIST OF SYMBOLS

SYMBOL	DEFINITION
A/D	Analog to digital converter
A(s)	Open-loop gain of an operational amplifier
Ax, Ay	Gains
С	Control output
c <sub>1</sub> - c <sub>3</sub>	Capacitors or capacitance
d(t)	Instantaneous value of the duty cycle
ã(t)	Time-varying component of the duty cycle
D	Steady state value of the duty cycle
D '	D' = 1 - D
dх	Digital forward signal in the loop gain measurement
dx*	Delayed digital forward signal for measurement
dу	Digital returned signal in the loop gain measurement
dy*	Delayed digital returned signal for measurement
dy <sub>A</sub> , dy <sub>B</sub>	Push-pull inputs to the digital modulator
dz	Injected digital disturbance in the loop gain measurement
E	Error output
EP	Error processor
Er	Reference voltage source
ESR	Equivalent series resistance of a capacitor
$^{\mathrm{F}}\mathrm{_{C}}$	Transfer function of the current feedback loop
F <sub>D1</sub> , F <sub>D2</sub>	Elements of dynamic matrix related to duty cycle
F <sub>M</sub>	Transfer function of the pulse width modulator
$^{\rm F}{ m V}$	Transfer function of the voltage feedback loop

G Forward path gain Audio-susceptibility characteristics  $G_{\mathbf{A}}$ GO Circuit parameter Η Feedback path gain  $i_0(t)$ Small-signal component of the output current  $i_0(t)$ Instantaneous value of the output current Instantaneous value of the current in the primary i<sub>p</sub>(t) winding of a inductor  $\tilde{i}_{p}(t)$ Small-signal component of ip  $i_s(t)$ Instantaneous value of the current in the secondary winding of a inductor K Constant KCL Kirchoff's current law Kirchoff's voltage law KVL  $L_{\triangleright}$ Inductance LISA Computer program package, Linear System Analysis, developed by IBM  $L_{\mathbf{p}}$ Primary inductance Secondary inductance  $L_{S}$ LSI Large scale integration MMF Magnetomotive force MOSFET Metal oxide semiconductor field effect transistor Turns ratio of a current transformer n Turns of the primary windings  $N_{P}$ Turns of the secondary windings  $N_{S}$ PWM Pulse width modulation R Reference input Resistors or equivalent resistance  $R_N$ ,  $R_{\odot}$ 

ESR of a capacitor

 $R_{C}$ 

Load resistor  $R_{T_{\bullet}}$  $R_{\mathbf{p}}$ DC resistance in the primary winding of a inductor DC resistance in the secondary winding of an  $R_{S}$ inductor Load resistor of a current transformer RSW Slopes SN, SF Т System loop gain  $T_{\text{off}}$ ,  $T_{\text{F1}}$  Turn-off interval Turn-on interval Ton Period  $_{\mathbf{q}}^{\mathbf{T}}$ U Input vector (steady state) Input vector <u>u</u> Small-signal voltage at node A and node B respective to common Instantaneous value of the capacitor voltage  $v_c(t)$  $v_i(t)$ Instantaneous value of the input voltage  $v_i(t)$ Small-signal component of the input voltage DC component of the input voltage Vi V DC output voltage  $\tilde{v}_{o}(t)$ Small-signal component of the output voltage Voltage induced in the secondary winding of an  $v_s(t)$ inductor Voltage output in a current transformer with load  $v_{sw}(t)$ resistor  $v_{t}(t)$ Threshold voltage Output voltage of the error processor  $v_x(t)$ ٧x Analog forward signal in the loop gain measurement Analog returned signal Vу in the loop gain measurement ٧z Injected analog disturbance in the loop gain

measurement

w <sub>n</sub>	Circuit parameter or natural frequency
<u>x</u>	State variable
<u>x</u>	Time-varying component of x
<u>x</u>	dx/dt
$\frac{\tilde{x}}{x}$	dx/dt
<u>y</u>	Output vector
$z_{X}$ , $z_{Y}$	Impedance
$z_0$	Output impedance
ф	Magnetic flux
ζ	Circuit parameter or damping factor
Δ	Characteristic equation of the fly-back power stage

## LIST OF FIGURES

FIGURE		PAGE
1.	Basic Configuration of a Fly-back DC/DC Coverter	2
2.	Transformer Coupled Version of a Fly-back DC/DC Converter	2
3.	Circuit Schematic of a Two-loop Control Fly-back Switching Mode Power Supply	5
4.	Two-loop Control Fly-back Switching Mode Power Supply. (a) Simplified Functional Blocks, (b) Small-signal Model	6
5.	Complete Schematic Diagram of a Fly-back, Multi- ple Loop Control, Switching Mode Power Supply.	9
6.	DC/DC Two-winding Fly-back Converter	11
7.	MMF in Continuous Operation Mode	12
8.	MMF in Discontinuous Operation Mode	12
9.	Two-winding Fly-back Power Stage (a) Two Winding Fly-back Power Stage. (b) Equivalent Circuit Model During Ton. (c) Equivalent Circuit Model During Toff	20
10.	Block Diagram of Fly-back Power Stage	27
11.	Error Processor	29
12.	Equivalent Analytical Circuit of an Error Processor	31
13.	Error Processor Block Diagram	34
14.	Pulse Width Modulator Without Disturbance	36
15.	Unperturbed Analytical Pulse Width Modulator Waveforms	38
16.	Perturbed Analytical Pulse Width Modulator Wave-forms	40
17.	Pulse Width Modulator Block	47
18.	Small-signal Block Diagram of a Fly-back Switch-ing Mode Power Supply	51
19.	Bode Plot for Audio-susceptibility	54

20.	Bode Plot for Output Impedance	55
21.	Block Diagram for The System Loop Gain	57
22.	Bode Plot for The System Loop Gain	59
23.	Conventional Analog Modulation Scheme	61
24.	Digital Modulation Scheme	63
25.	Schematic of The Digital Modulator	64
26.	Waveforms in The Circuit Schematic of Fig. 25	65
27.	Schematic of The Digital Demodulator	68
28.	Waveforms in The Circuit Schematic of Fig. 27	69
29.	Application of The Digital Modulation Technique for Loop Gain Measurement with a Switching Power Supply	71
30.	Determination of T, by The Measurement of The Three Magnitude $ Vx $ , $ Vy $ and $ Vz $	72
31.	Determination of $\angle$ T by The Measurement of The Scaled Magnitude $ AxVx  =  AyVy $ and $ Vzz $	75
32.	Measurement and Simulation Bode Plot of The System Loop Gain	78

#### CHAPTER 1

#### INTRODUCTION

Switching mode power supplies [1] have gained widespread use recently. Because of their high efficiency, small size and weight, they are replacing the conventional linear power supply in both industrial applications and consumer products. To reduce the size, weight and power dissipation of LSI equipments, particularly in microprocessor based units and television, most designers are turning to switching mode power supplies. Increased volume production, particularly of semiconductors and special magnetic material, have reduced the price of switching mode power supply to the point that their advantages are now available to all users.

Fundamentally, the switching mode power supply is a DC/DC converter. The basic fly-back configuration of a DC/DC converter is shown in Figure 1. The energy exchange takes place in the fly-back DC/DC converter in the following While the switch is closed, a current flows fashion. through the inductor, L, and stores the energy in the magnetic field. As the switch is open, the stored energy in magnetic field is discharged into the capacitor and the load resistor, transforming energy from the input to the The transformer coupled version of the basic flyback configuration is shown in Figure 2. This version provides several important advantages, particularly in

applications where primary power is 120VAC or 230VAC. First, the transformer provides input/output isolation required for off-line power supplies and removes the polarity restriction of the input/output in Figure 1. Also, multiple outputs at various voltage are easily obtained with multiple secondary windings.




Figure 1. Basic Configuration of a Fly-back DC/DC Converter




Figure 2. Transformer Coupled Version of a Fly-back DC/DC Converter

Due to the finite flux capacity of the inductive element, a DC/DC converter must be oscillatory in nature.

The oscillation is achieved by cyclically operating the power switch of the converter in the conduction and the non-conduction state. Consequently, the converter control system must be able to accept an analog signal obtained from the sensing circuit and reference and convert it into discrete time intervals for controlling the conduction and non-conduction of the power switch. The electrical performance characteristics of interest to a converter designer include stability as well as the converter output response to a step and sinusoidal disturbances, both from the line and the load.

The conventional single loop control power supply senses the capacitor state variable in the form of an output capacitor voltage to serve as the control signal. Illustrated in Figure 3 is a fly-back switching power supply employing multiple loop control. In addition to the capacitor voltage sensing loop, a second loop sensing the inductor current is present. The total sensing of the states associated with the LC section provides the power supply with excellent static and dynamic stabilities. In addition, the frequency response shaping can become grossly ineffective due to variations of power or control component parameters resulting from tolerance, environments, aging and operating condition.

In Figure 3, the control is implemented by sensing the following quantities: the output voltage of the converter,  $\mathbf{v}_0$ , or the output capacitor voltage, and the instantaneous current through the power switch,  $\mathbf{i}_p$ , or the

inductor current. The duty cycle signal is terminated by the threshold detector when the switching current ascends and intersects the floating threshold voltage,  $v_x$ , which is determined by subtracting  $v_o$  from the reference voltage,  $E_r$ . This threshold detector thus provides inherent transistor peak current protection and limits the electrical stresses in power components as well.

Presented in this thesis are the modeling, analysis, simulation, and measurement of the above described system in Figure 3, which contains three basic functional blocks: a fly-back power stage, an error processor, and a pulse width modulator. The modeling and analysis approaches applied to each block are listed below:

- (1) Fly-back power stage: State space averaging technique [2] and state space representation are used to develop the model of three inputs with two outputs for the fly-back power stage. After perturbation, linearization and the Laplace transformation are taken, a small-signal model and a set of transfer functions are obtained.
- (2) Error processor: Deriving the input/output model of error processor by KCL is straightforward.
- (3) Pulse width modulator: The describing function technique [3] and Fourier series are used to derive the model of the pulse width modulator.

The small-signal model of Figure 3 is derived as shown in Figure 4. The small-signal model has the following features:





Figure 3. Circuit Schematic of a Two-loop Control Fly-back Switching Mode Power Supply






Figure 4. Two-loop Control Fly-back Switching Mode Power Supply. (a) Simplified Functional Blocks, (b) Small-signal Model

(a) The fly-back power stage has three inputs and two outputs. The three inputs are:

> Line disturbance  $\tilde{v}_i$ Load disturbance  $\tilde{i}_0$

Duty cycle disturbance d

The two outputs are:

The output voltage  $\tilde{v}_{_{\mbox{\scriptsize O}}}$ 

The switching current  $\tilde{i}_p$ 

- (b) The error processor senses the two modulation signals,  $\tilde{i}_p$  and  $\tilde{v}_o$ . The transfer function  $F_V$  represents the gain of the voltage control loop and compensation network. The  $F_C$  represents the gain of the current control loop.
- (c) The pulse width modulator is represented by a  $\hbox{"single-input single-output" model, $F_M$.}$

Employing the above described small-signal model, one can readily examine the following performance characteristics:

(1) The system loop gain characteristics

$$T = -\frac{1}{\Delta} - F_{M} (F_{V}F_{D1} + F_{C}F_{D2})$$
 (1)

The system loop gain characteristics T is used to examine the relative stability of the system.

- (2) The audio-susceptibility characteristics  $G_{A} = \tilde{v}_{O}/\tilde{v}_{1}$
- (3) The output impedance characteristics  $Z_0 = \tilde{v}_0/\tilde{i}_0$

Although the above described small-signal model is a linear system, examining the performance characteristics without a computer becomes a tedious and time consuming

task. Therefore, computer simulation or the study of the dynamic response of mathematical models using the electronic computer has become a standard tool in engineering. Many computer program packages designed to solve linear equations and transfer functions are now available. Among those packages for such an approach is the "LISA 360 A Program for Linear System Analysis (LISA 360)" [4], a well-known computer program package developed by IBM. The LISA 360 program package can be used to compute the following solutions:

- (a) Pole and zero locations
- (b) Time response to a step or a sinusoidal inputs
- (c) Bode response over a range of frequencies
- (d) Sensitivity of a function to component variations at a given frequency

From computer simulation, the information about performance characteristics of this power supply can be obtained.

Finally, a real circuit shown in Figure 5 has been constructed for demonstration purposes. Also, a digital modulation scheme for loop gain measurements is presented. The measurements of the system loop gains of the actual circuit were performed to verify the small-signal model.




Figure 5. Complete Schematic Diagram of a Fly-back, Multiple Loop Control, Switching Mode Power Supply

#### CHAPTER 2

## CURRENT-FEEDBACK FLY-BACK POWER STAGE MODEL

## 2.1 Power Circuit Description

The function of the power supply is to process and transfer electric power from an unregulated input  $V_i$  to a regulated output  $V_o$ . Fundamentally, the power stage of a power supply is a DC/DC converter. The output voltage of the two-winding fly-back converter as shown in Figure 6 can be either greater than or less than the input voltage, depending on the duty cycle of the switch and the turns ratio of the storage inductor. The magnetically-coupled windings, provided by the energy-storage inductor, allows for input/output isolation and multiple outputs. In addition, proper choice of the inductor's turns ratio also can alleviate the difficulty of implementing the extreme duty cycle condition due to wide ranges of input and output voltages.

The energy exchange takes place in the power stage in the following fashion. The state of the duty cycle d(t) determines the instantaneous position of the switch. The high level state of the signal d(t) indicates conduction, and the low-level state determines the off-time, or off-state, of the power switch. During  $T_{\rm on}$  a voltage approximately equal to  $V_{\rm i}(t)$  (neglecting the losses due to the parasitic resistance in the primary windings) is established across  $N_{\rm p}$  which causes a current  $i_{\rm p}(t)$  to increase as illustrated in Figure 6.




Figure 6. DC/DC Two-winding Fly-back Converter

Simultaneously, a voltage  $V_{\rm S}(t)$  is induced across  $N_{\rm S}$  by transformer action, but no current conduction takes place because of the reverse biased diode. As the off-time,  $T_{\rm off}$  is initiated, the energy associated with  $N_{\rm P}$  is transferred to  $N_{\rm S}$  by an ampere-turn redistribution. As a result, the current  $i_{\rm P}(t)$  is reduced to zero and  $i_{\rm S}(t)$  is forced to a magnitude needed to maintain a continuous MMF flow through the inductor. The output voltage in Figure 6 is kept nearly constant due to the large capacitive filter at the output which absorbs the pulsating current  $i_{\rm S}(t)$  and delivers an almost DC current,  $i_{\rm O}$ , to the load.

## 2.2 Analytical Implementation

The nondissipative, switched DC/DC converter is nonlinear in nature. The basic DC/DC voltage conversion is achieved by repetitive switching between a number of linear networks consisting of switches and diodes. The number of linear networks in one switching cycle is determined by the mode of operation of the inductor's magnetomotive force, MMF. If the MMF is continuous as shown in Figure 7, the power stage model has two linear networks. For a




Figure 7. MMF in Continuous Operation Mode




Figure 8. MMF in Discontinuous Operation Mode

discontinuous inductor MMF operation as shown in Figure 8, the power stage model has three linear networks

Each linear circuit model is described by a set of linear state space equations. For the current feedback fly-back power stage, the state variables are customarily the magnetic flux,  $\phi$ , and the capacitor voltage,  $v_c$ . The total number of storage elements determines the order of the system.

## 2.2.1 State Space Averaging Technique

To derive a linear model for the power stage, the averaging technique is used. Employing the continuous operation mode, the power stage is modeled by two intervals of operation,  $T_{\rm on}$  and  $T_{\rm F1}$ , respectively.

The principle of the average method is to replace the state description of the two linear circuits by a single state-space description which represents the approximate behavior of the system through one cycle of operation. Taking the average of both intervals and summing the results yields the following linear equation for a continuous system:

$$\dot{x} = d (A1 x + B1 u) + d' (A2 x + B2 u)$$
 (4)

$$\underline{y} = d (C1 \underline{x} + E1 \underline{u}) + d' (C2 \underline{x} + E2 \underline{u})$$
 (5)

$$d = \frac{T_{on}}{T_{p}}$$

$$d' = \frac{T_{F1}}{T_{p}}$$

where  $T_{\text{p}}$  is the period of the switching cycle.

The basic requirement for the average method is that the effective filter corner frequency of the switching converter must be much lower than the switching frequency.

The linear time-varying equations can be rewritten in the following form:

$$\dot{\underline{x}} = A \underline{x} + B \underline{u} \tag{6}$$

$$\underline{\underline{Y}} = C \underline{\underline{x}} + E \underline{\underline{u}} \tag{7}$$

where A = d A1 + d' A2, B = d B1 + d' B2, C = d C1 + d' C2E = d E1 + d' E2.

#### 2.2.2 Perturbation

To study the small-signal behavior, the time-varying equations are perturbed. The introduction of input variations and duty cycle variations in turn perturb the output and state vectors. The perturbed input vectors are:

$$\underline{\underline{u}} = \underline{\underline{U}} + \underline{\underline{u}}$$
  $\underline{\underline{d}} = \underline{\underline{D}} + \underline{\underline{d}}$ 

where U and D are the steady-state values. These perturbations in turn lead to the following equations:

$$\underline{x} = \underline{x} + \underline{x}$$
  $\underline{x} = \underline{x}$   $\underline{y} = \underline{y} + \underline{y}$ 

where  $\underline{X}$  and  $\underline{Y}$  are the steady-state values.

Let  $f(\underline{x},\underline{u},d) = \underline{x} = A \underline{x} + B \underline{u}$ , and recall Taylor's series:

$$f(\underline{x},\underline{u},d) = f(\underline{X},\underline{U},D) + f_{\underline{X}}(\underline{X},\underline{U},D) \tilde{x} + f_{\underline{u}}(\underline{X},\underline{U},D) \tilde{u} +$$

$$f_{\underline{d}}(\underline{X},\underline{U},D) \tilde{d} + 1/2 [f_{\underline{X}\underline{X}}(\underline{X},\underline{U},D) \tilde{x}^{2} +$$

$$f_{\underline{u}\underline{u}}(\underline{X},\underline{U},D) \tilde{u}^{2} + f_{\underline{d}\underline{d}}(\underline{X},\underline{U},D) \tilde{d}^{2} +$$

$$2f_{\underline{X}\underline{u}}(\underline{X},\underline{D},U) \tilde{x} \tilde{u} + 2f_{\underline{u}\underline{d}}(\underline{X},\underline{U},D) \tilde{u} \tilde{d} +$$

$$2f_{\underline{X}\underline{d}}(\underline{X},\underline{U},D) \tilde{x} \tilde{d} ] + \text{high order terms}$$

$$(8)$$

Comparing equation (4) to equation (8), we note that  $f_{xx}$ ,  $f_{uu}$ ,  $f_{dd}$ , and  $f_{xu}$  are zero. The basic equation for the model becomes:

$$\underline{x} = \underline{A}\underline{X} + \underline{B}\underline{U} + \underline{A} \ \underline{x} + \underline{B} \ \underline{u} + [(\underline{A}1 - \underline{A}2)\underline{X} + (\underline{B}1 - \underline{B}2)\underline{U}]\underline{d} +$$

[ (A1 - A2 ) 
$$\frac{x}{x}$$
 + (B1 - B2 )  $\frac{u}{u}$  ] d (9)

With the corresponding perturbations substituted into the output equation, the output equation becomes:

$$\underline{Y} + \underline{Y} = C\underline{X} + E\underline{U} + C\underline{X} + E\underline{U} + [(C1 - C2)\underline{X} + (E1 - E2)\underline{U}]\underline{d} + [(C1 - C2)\underline{X} + (E1 - E2)\underline{U}]\underline{d} + (10)$$

The perturbed state-space description is nonlinear owing to the presence of the product of two time-dependent quantities  $\underline{x}$  and d.

#### 2.2.3 Linearization

Since the ac variations are very small in magnitude compared to their steady-state value, the following small-signal approximations can be made:

$$\frac{\tilde{u}}{-\frac{1}{U}}$$
 << 1;  $\frac{\tilde{x}}{-\frac{1}{X}}$  << 1;  $\frac{\tilde{y}}{-\frac{1}{Y}}$  << 1

Using the above approximations, the nonlinear second order terms in both the basic model and the output equations can be neglected, resulting in a system of linear equations. Separating the steady-state (dc) and dymanic (ac) parts, the final equations representing the state space model are ascertained. The equations based on the steady-state (dc) model follow:

$$\underline{X} = -A \quad \underline{BU}$$

$$\underline{Y} = C\underline{X} + \underline{EU} = C \quad (-A \quad \underline{BU}) + \underline{EU} = (E - CA \quad \underline{B}) \quad \underline{U}$$

$$(12)$$

For the linear dynamic case:

$$\frac{\dot{z}}{\dot{x}} = A\dot{x} + B\dot{u} + [(A1 - A2)\dot{x} + (B1 - B2)\dot{u}]\dot{d}$$

$$\frac{\ddot{y}}{\dot{y}} = C\dot{x} + E\dot{u} + [(C1 - C2)\dot{x} + (E1 - E2)\dot{u}]\dot{d}$$
(13)

# 2.2.4 Transfer Function For Small-Signal Analysis

For the small-signal analysis, there are particular input/output relations needed to construct the basic

building blocks that are necessary to describe the power stage completely.

In order to find the input/output transfer function, one assumes the duty-cycle variation is zero. Then, the previous linear equations can be simplified as follows:

$$\underline{x} = Ax + Bu ; \underline{y} = Cx + Eu$$
 (15)

Taking the Laplace transformation of the above equations, the following relations are obtained:

$$sx(s) - x(0) = Ax(s) + Bu(s)$$
 (16)

Let  $\frac{\tilde{x}}{(0)} = 0$ , then

$$\underline{x}(s) = [sI - A] B\underline{u}(s)$$

$$(17)$$

$$\underline{y}(s) = C [sI - A] B\underline{u}(s) + E\underline{u}(s)$$

$$= [C(sI - A) B + E] \underline{u}(s)$$
(18)

In order to find the duty cycle/output transfer function, one assumes the input variation is zero. Then, the linear dymanic equations become:

$$\underline{Y} = C\underline{x} + [(C1 - C2)\underline{X} + (E1 - E2)\underline{U}]d$$
 (20)

Taking the Laplace transformation of the above equations, the following relations are obtained:

$$s\underline{x}(s) - \underline{x}(0) = A\underline{x}(s) + [(A1 - A2)\underline{x} + (B1 - B2)\underline{u}]\underline{d}(s)$$
  
 $\underline{y}(s) = C\underline{x}(s) + [(C1 - C2)\underline{x} + (E1 - E2)\underline{u}]\underline{d}(s)$ 
(21)

Let  $\underline{x}(0) = 0$ , and the resulting state-variable  $\underline{x}$  to duty-cycle modulation  $\underline{a}$  and output  $\underline{y}$  to duty-cycle modulation  $\underline{a}$  are:

$$\frac{x(s)}{-\frac{1}{d(s)}} = (sI - A) \begin{bmatrix} (A1 - A2)X + (B1 - B2)U \end{bmatrix}$$
(23)

$$\frac{y(s)}{-\frac{1}{d}(s)} = C (sI - A) [ (A1 - A2)X + (B1 - B2)U ] + [ (C1 - C2)X + (E1 - E2)U ]$$

These transfer functions will be used as building blocks to construct the power stage transfer functions presented in the following sections.

#### 2.3 Power Stage Model

The objective of the power stage model is to develop a group of transfer functions that describe the low frequency behavior of the switching circuit. The model is comprised of three inputs and two outputs. The three inputs are the supply voltage,  $v_i$ , the output current,  $i_0$ , and the duty-cycle, d. The two outputs are the output voltage,  $v_0$ ,

and the switching current, ip.

For the two winding fly-back power stage shown in Figure 9 (a), two equivalent linear circuit models for the continuous operation mode are shown in Figure 9 (b) and (c). The power stage model contains an ideal switch and a diode. The storage inductor is composed of a primary winding and a secondary winding with inductance  $L_p$  and  $L_s$  respectively. Also described by the model is the winding resistance,  $R_p$  and  $R_s$ . The output filter is represented by a capacitance and an equivalent series resistance,  $R_c$ . A current source,  $i_o$ , is employed to represent a disturbance injected into the converter from the load.

The power stage contains two energy storage elements; therefore, the state variables for both linear equivalent circuits are the magnetic flux,  $\phi$ , and the capacitor voltage,  $v_{\rm C}$ . The magnetic flux links the primary and secondary windings together.

During the interval  $T_{\mbox{on}}$ , the power stage is described by the following equations:

$$\dot{\underline{x}} = A1 \underline{x} + B1 \underline{u}$$
 $\underline{y} = C1 \underline{x} + E1 \underline{u}$ 
(25)

where 
$$x = [ \phi \ v_C ]^T$$
 ,  $u = [ v_i \ i_O ]^T$  ,  $y = [ v_o \ i_D ]^T$ 

$$C1 = \begin{bmatrix} R_{L} \\ 0 & ---- \\ R_{C} + R_{L} \\ N_{P} \\ ---- & 0 \\ L_{P} \end{bmatrix} \qquad E1 = \begin{bmatrix} 0 & R_{C} / / R_{L} \\ 0 & 0 \end{bmatrix}$$




Figure 9. Two Winding Fly-back Power stage (a) Two Winding Fly-back Power Stage. (b) Equivalent Circuit Model During  $T_{\hbox{on}}$ . (c) Equivalent Circuit Model During  $T_{\hbox{off}}$ 

During the interval  $\mathbf{T}_{F1}$  the power stage is described by the following equations:

$$\dot{\underline{x}} = A2 \underline{x} + B2 \underline{u} \qquad \underline{y} = C2 \underline{x} + E2 \underline{u} \qquad (26)$$

where

$$A2 = \begin{bmatrix} R_{S} + (R_{C}//R_{L}) & R_{L} & 1 \\ ----- & ---- & ---- \\ L_{S} & R_{C}+R_{L} & N_{S} \\ R_{L} & N_{S} & -1 & 1 \\ ----- & ---- & ---- \\ R_{C}+R_{L} & L_{S}C & R_{C}+R_{L} & C \end{bmatrix}$$

$$B2 = \begin{bmatrix} 0 & -R_{C}//R_{L} & -\frac{1}{N_{S}} \\ R_{C} & 1 \\ 0 & -\frac{1}{R_{C}+R_{L}} & C \end{bmatrix}$$

$$E2 = \begin{bmatrix} 0 & R_{C}//R_{L} \\ 0 & 0 \end{bmatrix}$$

Appendix A shows the derivation of equations (25) and (26) representing the two equivalent linear models used to describe the power stage during the times  $T_{\rm on}$  and  $T_{\rm F1}$ .

#### 2.3.1 Average Model

Continuing the process to characterize the small-signal model needed to describe the dymanic behavior, the average model for the power stage is:

$$\dot{\mathbf{x}} = \mathbf{A} \, \mathbf{x} + \mathbf{B} \, \mathbf{u} \qquad \qquad \mathbf{y} = \mathbf{C} \, \mathbf{x} + \mathbf{E} \, \mathbf{u} \tag{27}$$

$$A = \begin{bmatrix} \frac{-DR_{P}}{L_{P}} - D \cdot \begin{bmatrix} \frac{R_{S} + (R_{C}//R_{L})}{L_{S}} \end{bmatrix} & \frac{-D \cdot (R_{C}//R_{L})}{N_{S}R_{C}} \\ & \frac{D \cdot (R_{C}//R_{L})}{R_{C}L_{S}C} & \frac{-D}{(R_{C}+R_{L})C} - \frac{D \cdot (R_{C}+R_{L})C}{(R_{C}+R_{L})C} \end{bmatrix}$$

$$B = \begin{bmatrix} \frac{D}{N_{P}} & \frac{-D!}{N_{S}} \cdot (R_{C}//R_{L}) \\ \frac{D(R_{C}//R_{L})}{R_{C}C} + \frac{D!(R_{C}//R_{L})}{R_{C}C} \end{bmatrix}$$

$$C = \begin{bmatrix} \frac{D'N_S(R_C//R_L)}{L_S} & \frac{D(R_C//R_L)}{R_C} + \frac{D'(R_C//R_L)}{R_C} \\ \frac{DN_P}{L_P} & 0 \end{bmatrix}$$

$$E = \begin{bmatrix} 0 & (R_C//R_L) \\ 0 & 0 \end{bmatrix}$$

where D is the steady-state duty cycle and D' = 1 - D.

To simplify our matrix expressions, assume

(1) 
$$R_C \ll R_L$$
 so that  $R_C / / R_L = R_C$   $R_C + R_L = R_L$ 

(2) 
$$R_{P} = R_{S}$$
 $L_{P} = L_{S}$ 

Also by definition the following conditions are used.

$$L_e = \frac{L_S}{D^{1/2}}$$

$$R_e = \frac{R_S}{D^{1/2}}$$

$$w_0^2 = \frac{1}{L_e C}$$
  $D = T_{on} / T_p$ 

where  $T_{p}$  is the switching period.

$$\zeta = (w_O/2) [(L_e/R_L) + (R_e + R_C/D') C]$$
 (28)

Applying these simplifications the average model equations become:

$$A = \begin{bmatrix} -R_{S} - D'R_{C} & & & & \\ & L_{e}(D')^{2} & -\frac{D'}{N_{S}} & & & \\ & &$$

$$C = \begin{bmatrix} \frac{N_S R_C}{L_e D^{\dagger}} & 1 \\ \frac{DN_P}{L_P} & 0 \end{bmatrix} \quad E = \begin{bmatrix} 0 & R_C \\ 0 & 0 \end{bmatrix}$$

## 2.3.2 Linearized Power Stage Model

The line voltage variation,  $\tilde{v}_i$ , duty cycle variation,  $\tilde{d}$ , and output current source disturbance,  $\tilde{i}_0$ , are introduced into the circuit such that

$$v_{i} = v_{i} + v_{i}$$
  $d = D + d$   
 $i_{0} = 0 + i_{0}$   $d' = D' - d$ 

where  $V_{i}$  is the DC input voltage, and D and D' are the steady-state on-time and off-time duty cycle.

Employing the small-signal approximations as described previously, a linear system of equations is obtained as follows:

Steady-state (dc) model equation:

$$\underline{Y} = [V_{O} \quad I_{P}]^{T} = (E - CA^{B}) \underline{U}$$

$$= \begin{bmatrix} DN_{S} & D^{2}L_{e} \\ ---- & ---- \\ D'N_{P} & L_{P}R_{L} \end{bmatrix}^{T} \cdot V_{i}$$
(29)

The input/output transfer function: (assuming the duty cycle variation is zero.)

$$\underline{\underline{y}}(s) = [v_0(s) \ i_p(s)]^T = [C (sI-A) B + E] \underline{\underline{u}}(s)$$
(30)

$$= \frac{\begin{bmatrix} \frac{N_S w_o^2 D}{D'N_p} & (sR_C C + 1) & R_C (s^2 + z_1 s + w_o^2 z_2) \end{bmatrix} \begin{bmatrix} v_i(s) \\ \frac{D^2}{L_p} & (s + \frac{1}{R_L C}) & \frac{-DD'N_p}{L_p N_S C} & (sR_C C + 1) \end{bmatrix} \begin{bmatrix} i_o(s) \end{bmatrix}}{s^2 + 2\zeta w_o s + w_o^2}$$

where  $z_1$  = 2  $w_0$  + 1/( $R_C$  C) - ( $R_C/L_e$ ),  $z_2$  = ( $R_e/R_C$ )+(D/D') Duty cycle/output transfer function: (assuming the input variation is zero.)

$$\frac{z}{y(s)/d(s)} = C(sI-A)^{-1} [(A1-A2)\underline{x} + (B1-B2)\underline{U}] + [(C1-C2)\underline{x} + (E1-E2)\underline{U}]$$
(31)

$$V_{o} = \frac{\left[ \frac{w_{o}^{2}}{DD^{T}} (sR_{C}C+1) \cdot \left\{ 1 - \frac{D}{R_{L}(sR_{C}C+1)} \cdot \left[ \frac{R_{C}}{w_{o}^{2}} s^{2} + \left( \frac{2R_{C}\zeta}{w_{o}} + L_{e} \right) s + \left( R_{e} + \frac{R_{C}}{D^{T}} \right) \right] \right]}{\frac{N_{S}}{N_{p}R_{L}} \left\{ \frac{1}{CL_{S}} (sR_{L}C + 1 + D) + \frac{1}{D^{T}} (s^{2} + 2\zeta w_{o}s + w_{o}^{2}) \right\}}$$

For detailed derivations of the transfer functions, refer to Appendix B.

Further simplifications are made by letting  $\Delta = s^2 + 2\zeta w_0 s + w_0^2$  and then forming the gain expressions. For the input/output transfer functions, the gain block in matrix form is given below:

$$\frac{\tilde{y}}{\tilde{y}}(s) = -\frac{1}{\Delta} \begin{bmatrix} F_{U11} & F_{U12} \\ F_{U21} & F_{U22} \end{bmatrix} \begin{bmatrix} \tilde{v}_{i}(s) \\ \tilde{i}_{o}(s) \end{bmatrix}$$
(32)

For the duty cycle/output transfer function, the matrix simplification expression is given below:

$$\frac{\tilde{Y}(s)}{\tilde{Y}(s)} = -\frac{1}{\Delta} \begin{bmatrix} F_{D1} \\ F_{D2} \end{bmatrix} \tilde{d}(s)$$
 (33)

The block diagram for the small-signal model of the fly-back power stage is shown in Figure 10.




Figure 10. Block Diagram of Fly-back Power Stage

#### CHAPTER 3

## ERROR PROCESSOR MODEL

#### 3.1 Introduction

The error processor, EP, is a feedback compensation network. It processes multiple input control signals derived from the power stage, and delivers the required analog information to the pulse-width modulator. The analog signal error processor employed in the present analysis is shown in Figure 11. From a small-signal viewpoint, the error processor is a linear network consisting of two control loops. The signals sensed in these two loops are the converter output voltage,  $v_{\rm O}$ , and the primary winding current of inductor,  $i_{\rm D}$ .

The sensed  $v_0$  is processed by an error amplifier with reference,  $E_r$ , to generate a voltage error signal,  $v_x$ . The voltage error signal, after processing through an integral-plus-lead/lag compensation network, establishes the threshold level for the switching current signal derived from the current sensing loop [5]. The integral-plus-lead/lag compensation network is employed to shape the frequency response to improve the system stability and dynamic response.

The current loop which senses the drain current of the power MOSFET serves two functions. The first function is to transform the primary winding current into a proportional voltage signal. Then, this signal,  $v_{\text{SW}}$ , is




Figure 11. Error Processor

compared with  $\mathbf{v_x}$  and results in a control that turns off the power switch when  $\mathbf{v_{sw}}$  equals to  $\mathbf{v_{x^*}}$ . The second function of the current loop is to derive the low frequency modulation signal or error signal for additional loop compensation.

# 3.2 Voltage and Current Loop Gains

As stated earlier, the current loop contains two types of information. One is the large amplitude switching

current waveform which is used to implement the analog to digital conversion. Such a function is considered a part of the pulse width modulator instead of the error processor. The second type of information contained in the current loop is the small amplitude low-frequency modulation signal, similar to the modulation signal sensed by the voltage loop. This information is brought together with the error signal from the voltage loop and compensation network to provide the total state feedback compensation for improved stability and dynamic response. For the purpose of modeling of the error processor, the large amplitude switching current information should be extracted from the current loop and be incorporated into the pulse width modulator.

In order to model the whole power supply by the three functional blocks: power stage, error processor, and pulse width modulator, the pulse width modulator should take the combined error signal from the error processor output and convert it into duty cycle signal. Furthermore, to implement such a "single-input single-output" pulse width modulator model, various error signals derived from the multiple feedback paths should be combined to form a composite error signal containing error information from voltage, current, and compensation loops.

For reasons mentioned above, the original error processor circuit is modified to that of Figure 12. Figure 12 is a functional equivalent to the original circuit shown in Figure 11. In Figure 12, the noninverting input,  $v_{t}$ , of

the threshold detector contains error signals from all feedback loops. The error voltage,  $v_{\mathsf{t}}$ , is the output of the multiple loop error processor and also serves as the input to the pulse width modulator.

In performing the small-signal analysis of the network shown in Figure 12, the reference  $\mathbf{E}_{\mathbf{r}}$  is replaced by




Figure 12. Equivalent Analytical Circuit of an Error Processor

a short-circuit. Applying KCL at node A yields the following equation:

$$v_a [ (1/R_1) + (1/R_2) + (1/R_3) ] = (v_o/R_1) + (v_b/R_3)$$
(34)

where  $v_a$  is the voltage across  $\text{R}_2$  ,  $v_b$  is the differential input voltage of the operational amplifier, and  $v_o$  is the output voltage.

Applying KCL at node B yields the following equation:

$$v_b[(1/Z_X)+(1/R_3)+sC_3+(1/Z_Y)] = v_x(sC_3+1/Z_X) + (v_a/R_3) + (v_o/Z_Y)$$
(35)

where  $Z_X = R_4 + (1/sC_1)$ , and  $Z_Y = R_5 + (1/sC_2)$ .

The open-loop response of the operational amplifier is A(s), then

$$v_{x} = -A(s) v_{b}$$
 (36)

where A(s) =  $-K/[1+(s/w_n)]$ 

Substituting the above equation into the KCL equations at node A and node B results in the following set of equations:

$$v_a[(1/R_1)+(1/R_2)+(1/R_3)] = (v_o/R_1) - v_x[1/(A(s)R_3)]$$
(37)

$$-v_{x}[(1/A(s))(1/Z_{X} + 1/R_{3} + sC_{3} + 1/Z_{Y}) + (1/Z_{X} + sC_{3})]$$

$$= (v_{a}/R_{3}) + (v_{o}/Z_{Y})$$
(38)

Eliminate the node voltages,  $v_a$  and  $v_b$ , by simultaneously solving the above two equations for  $v_o$  and  $v_x$ . The single expression generated in terms of  $v_o$  and  $v_x$  yields:

$$-v_{x}[(1/A(s)) (1/Z_{X} + 1/R_{3} + sC_{3} + 1/Z_{Y}) + (sC_{3} + 1/Z_{X})]$$

$$= (v_{o}/R_{1}R_{3})(1/R_{X}) - [v_{x}/(A(s)R_{3}^{2}R_{X})] + (v_{o}/Z_{Y})$$
where  $R_{X} = 1/R_{1} + 1/R_{2} + 1/R_{3}$ . Then, (39)

$$-v_{x}\{[(1/A(s))(1/Z_{x} + 1/R_{3} + sC_{3} + 1/Z_{y})] -$$

$$[1/(R_1R_3R_X)] = v_0 \{[1/(R_1R_3R_X)] + (1/Z_Y)\}$$
(40)

Since the expressions for voltage and current loops are low frequency models, the operational amplifier gain is A(s) = -K. With a very large K, the above equation can be simplified to the following form:

$$v_{x} = -v_{0} \{ [1/(R_{1}R_{3}R_{X})] + (1/Z_{Y}) \} / (sC_{3} + 1/Z_{X})$$
(41)

The current loop is described by the following:

$$i_{SW} = i_p/n \tag{42}$$

where n is the turns ratio of the current transformer.

$$v_{SW} = i_{SW} R_{SW} = i_p (R_{SW}/n)$$
(43)

From Figure 12 the following equation is derived:

$$v_t = v_x - v_{sw}$$

Then,

The voltage loop gain for the error processor is defined by the following:

$$F_V = -\tilde{v}_t / \tilde{v}_0 | \tilde{i}_p = 0$$

$$= \frac{1}{s(C_1+C_3)} \cdot \left[ \frac{1+sR_4C_1}{1+sR_4(\frac{C_1C_3}{C_1+C_3})} \right] \cdot \left[ \frac{1+sC_2(\frac{R_5 GQ + 1}{GQ})}{(1+sR_5C_2)} \right] \cdot GQ$$

where  $GQ = 1/\{ [1 + (R_3/R_1) + (R_3/R_2)] R_1 \}$  (45)

The current loop gain is given by the following:

$$F_{C} = -v_{t} / i_{p} / v_{o} = 0$$

$$= R_{SW}/n$$
(46)

Figure 13 illustrates the error processor block diagram.




Figure 13. Error Processor Block Diagram

#### CHAPTER 4

### PULSE WIDTH MODULATOR

# 4.1 Pulse Width Modulator Description

The pulse width modulator converts the analog error signal from the output of the error processor into a modulated pulse train in order to provide proper duty cycle control of the power switch. The pulse width modulator analyzed in this chapter utilizes a constant frequency duty cycle control.

A simplified block diagram of the pulse width modulator is shown in Figure 14. This pulse width modulator is compounded by the unconventional circuit implementation of the threshold detector. In the conventional design, the threshold detector is implemented with a fixed threshold voltage input and the other containing the error information. In this pulse width modulator, both inputs to the threshold detector contain error signals or modulation signals. The two inputs of the threshold detector are  $v_{\rm X}$  and  $v_{\rm SW}$ . The  $v_{\rm X}$  is a floating threshold level proportional to the difference between the desired output and the measured quantity.

Using the constant frequency duty cycle control shown in Figure 14, the clock initiates the on-time and the intersection of  $v_{sw}$  and  $v_x$  marks the termination of the  $T_{on}$  interval. During the on-time interval, the slope of  $v_{sw}$  rises almost linearly with a slope  $S_N$ . The length of the

subsequent off time is determined by the next clock signal of the predetermined interval  $(T_{\mbox{on}}\ +\ T_{\mbox{F1}}).$ 

## 4.2 Small-Signal Model

To investigate the small signal behavior of the pulse width modulator, an analytical model is developed by using the describing function technique.




Figure 14. Pulse Width Modulator Without Disturbance

Figure 15 shows the block diagram of the analytical model at steady-state without a low frequency disturbance. When  $v_{sw}$  is greater than  $v_x$ ,  $T_{F1}$  commence.  $S_N$  is the rising slope of the switching current signal  $v_{sw}$  during the  $T_{on}$  interval.  $S_F$  is the falling slope determined by the secondary current of the two winding inductor reflected back to the primary during the  $T_{F1}$  interval.

The slopes  $\mathbf{S}_{N}$  and  $\mathbf{S}_{F}$  can be defined by the parameters of the power stage and current sensing loop. During  $\mathbf{T}_{ON}$  interval,

$$V_i = i_p R_p + L_p(di_p/dt)$$
 (47)

then,

$$(di_p/dt) = (V_i - i_p R_p)/L_p$$
 (48)

The magnitude of  $i_p R_p$  is much less than  $V_{\text{i}}$ , hence

$$(di_p/dt) = V_i/L_p$$
 (49)

The current transformer used to sense the switching current reduces the sensing current by a 1:n of the turns ratio in the following expression:

$$(di_{sw}/dt) = V_i/(n L_P)$$
 (50)

The signal  $v_{\text{SW}}$  to the threshold detector is a voltage proportional to the current passing through  $R_{\text{SW}}$ ; therefore,

$$S_{N} = (di_{SW}/dt) R_{SW} = (V_{i} R_{SW})/(n L_{p})$$
 (51)

Because of the steady state, the initial and final values of the inductor current for each switching cycle must be equal. Integrating the inductor voltage with time over one switching period should be zero. In other words,  $\rm\,S_{N}\,\,T_{ON}$ 




Figure 15. Unperturbed Analytical Pulse Width Modulator Waveforms

equals  $-S_FT_{F1}$ . This relationship is so-called volt-second balance on the inductor [6]. Thus,

$$- S_F = (T_{on} S_N) / T_{F1} = (T_{on} / T_{F1}) (V_i R_{SW}) / (n L_P)$$
 (52)

Figure 16 shows the equivalent circuit waveforms for the perturbed case. The small signal disturbance is represented by an ac generator placed in the voltage loop as shown in Figure 16(a). For the perturbed case, the magnitude of the low frequency ac signal is assumed to be sufficiently small and  $S_{\rm N}$  and  $S_{\rm F}$  are considered constant and unaffected by the disturbance.

The development of Figure 16(b) is as follows: given a slope  $S_N$  determined by parameters of power stage and current sensing loop and an initial starting value with a dc value large enough to guarantee continuous operation mode. From the starting point, a line is drawn with the slope  $S_N$ . At the intersection of the perturbed  $v_X$  and the switching current information  $v_{SW}$ ,  $T_{F1}$  begins. The next  $T_{ON}$  will be initiated when the next clock comes, and the switching cycle repeats. The initial point for the next cycle is determined by subtracting the magnitude  $S_FT_{F1}$  from  $v_X$  at that particular point in time. From the new initial values, the above process is repeated.

Figure 16(c) shows the input  $v_t$  to the analytical threshold detector. Using the relation  $v_t = v_x - v_{sw}$ , the waveforms in Figure 16(d) are developed and illustrated for the perturbed duty cycle.

A set of equations are developed for the darkened

trajectory  $v_t$ ' of Figure 16(c).  $v_t$ ' is used because the trajectory describes the low frequency modulation affecting the modulator gain. The additional information in  $v_t$  that




Figure 16. Perturbed Analytical Pulse Width Modulator Waveforms

deals with the dc component of the switching waveform of the converter is not relevant in the modulation of the duty cycle signal; therefore, it has no contribution to the modulator small-signal gain.

# 4.3 Transfer Function of Pulse Width Modulator

The output of the pulse width modulator, which contains a series of pulses of equal amplitude but sinusoidally-varying pulse widths, will have a low frequency content corresponding to the small-signal disturbance frequency. The output of the pulse width modulator can be expressed in a Fourier series in the form:

$$d(t) = D + a_1 \sin wt + b_1 \cos wt + \dots$$
 (53)

The input of the pulse width modulator can also be expressed in a Fourier series in the form:

$$v_t'(t) = V + c_1 \sin wt + d_1 \cos wt + ...$$
 (54)

Because the low frequency contents of  $v_t$ '(t) and d(t) are of concern, the describing function  $F_M$  of the pulse width modulator is defined as:

$$F_{M} = -\frac{\overset{\sim}{d(t)}}{\overset{\sim}{v_{t}'(t)}} = \frac{(a_{1}^{2} + b_{1}^{2})^{1/2}}{(c_{1}^{2} + d_{1}^{2})^{1/2}} = \frac{\sin \left[wt + (\tan^{-1} b_{1}/a_{1})\right]}{\sin \left[wt + (\tan^{-1} d_{1}/c_{1})\right]}$$
(55)

The resultant waveform  $v_t$  is a function of  $S_N$  and  $S_F$  and the sinusoidal disturbance A sin wt. During the interval  $T_{\text{on}}$  at the n-th cycle {  $t_{2n}$ ,  $t_{2n+2}$  },  $v_t$ ' yields the

following equation:

$$v_{t}'(t) = |S_{N}| (t_{2n+1}-t) + A \sin wt - A \sin wt_{2n+1}$$

During the interval  $T_{F1}$  at the n-1 cycle,  $v_{t}$ ' results in the following:

$$v_{t}'(t) = |S_{F}| (t-t_{2n-1}) + A \sin wt - A \sin wt_{2n-1}$$

The switching period,  $T_p$ , can be found from the following development. Evaluating the above equations,  $v'_t(t)$ , at  $t = t_{2n}$  gives the following:

$$v'_t(t_{2n}) = |S_F|(t_{2n} - t_{2n-1}) + A \sin wt_{2n} - A \sin wt_{2n-1}$$
 and (58)

 $v'_{t}(t_{2n}) = |s_{N}|(t_{2n+1} - t_{2n}) + A \sin wt_{2n} - A \sin wt_{2n+1}$ Then, (59)

$$|S_F|T_{F1} + A \sin wt_{2n} - A \sin wt_{2n-1} = |S_N|(T_p - T_{F1}) + A \sin wt_{2n} - A \sin wt_{2n+1}$$
 (60)

where  $T_{F1} = t_{2n} - t_{2n-1}$ ,  $T_p = t_{2n+1} - t_{2n-1}$ ,  $(t_{2n+1} - t_{2n}) = (T_p - T_{F1})$ 

Therefore,

$$(|S_F| + |S_N|) T_{F1} - |S_N| T_P = -2A \sin w(T_P/2) \cos w(t_{2n-1} + T_P/2)$$

Making use of the fact that  $\mathrm{wT}_\mathrm{p}$  is very small,

$$\sin w(T_p/2) = w(T_p/2) \tag{62}$$

$$\cos w(t_{2n-1} + T_p/2) = \cos wt_{2n-1}$$
 (63)

Thus,

$$(|S_F| + |S_N|)T_{F1} = T_p(|S_N| - Aw \cos wt_{2n-1})$$
(64)

$$T_p = [(|S_F| + |S_N|)T_{F1}]/[|S_N| - Aw \cos wt_{2n-1}]$$
 (65)

4.3.1 Derivation of Coefficients  $a_1$  and  $b_1$ 

The coefficient  $b_1$  can be derived as:

$$b_{1} = w/\pi \int_{0}^{2\pi} d(t) \cos wt dt$$

$$= w/\pi \int_{0}^{t_{1}} \cos wt dt + \int_{t_{2}}^{t_{3}} \cos wt dt + \dots)$$

$$= 1/\pi \left[ \sin wt_{1} + \sin wt_{3} - \sin wt_{2} + \dots + \sin wt_{2n+1} - \sin wt_{2n} + \dots \right]$$

$$= 1/\pi \sum_{n=0}^{N} B_{2n+1}$$
(66)

where

$$B_{2n+1} = \sin wt_{2n+1} - \sin wt_{2n}$$

$$= 2\cos \left[w(t_{2n+1} + t_{2n})/2\right] \sin \left[w(t_{2n+1} - t_{2n})/2\right]$$

$$= 2\cos \left[w(t_{2n-1} + (T_p + T_{F1})/2)\right] \sin \left[w(T_p - T_{F1})/2\right]$$

$$(67)$$

Making use of the fact that  $wT_p$  is very small,

$$\sin [w(T_p - T_{F1})/2] = w(T_p - T_{F1})/2$$
 (68)

$$\cos [w(t_{2n-1} + (T_p + T_{F1})/2)] = \cos wt_{2n-1}$$
 (69)

Thus,

$$B_{2n+1} = w(T_p - T_{F1}) \cos wt_{2n-1}$$

$$= w/T_p [(T_p - T_{F1}) \cos wt_{2n-1}] T_p$$
(70)

Therefore,

$$b_1 = 1/\pi \left\{ \sum_{n=0}^{N} w/T_p \left[ (T_p - T_{F1}) \cos wt_{2n-1} \right] T_p \right\}$$
 (71)

With  $T_p$  small compared to the modulation period,  $2\pi/w$ ,  $b_1$  can be expressed as follows:

$$b_1 = 1/\pi \int_0^{2\pi/w} w \left[1 - (T_{F1}/T_p)\right] \cos wt dt$$
 (72)

Since  $T_p = [(|S_F| + |S_N|)T_{F1}]/[|S_N| - Aw \cos wt_{2n-1}]$ , hence

$$b_1 = 1/\pi \int_0^{2\pi/w} w \left[ 1 - \frac{T_{F1}[|S_N| - Aw \cos wt]}{[(|S_F| + |S_N|) T_{F1}]} \right] \cos wt dt$$

$$= w/\pi \int_0^{2\pi/w} \{[A w (\cos wt)^2]/[|S_F| + |S_N|]\} dt$$

$$= \{(A w^2)/[2 (|S_F| + |S_N|)]\} \int_0^{2\pi/w} (\cos 2wt + 1) dt$$

$$= (A w)/(|S_F| + |S_N|)$$
(73)

The coefficient a<sub>1</sub> can be derived as:

$$a_{1} = w/\pi \int_{0}^{2\pi} d(t) \sin wt dt$$

$$= w/\pi \left( \int_{0}^{t_{1}} \sin wt dt + \int_{t_{2}}^{t_{3}} \sin wt dt + \dots \right)$$

$$= 1/\pi \left[ 1 - \cos wt_{1} + \cos wt_{2} - \cos wt_{3} + \dots \right]$$

$$= 1/\pi \sum_{n=0}^{N} A_{2n+1}$$
(74)

where

$$\begin{split} \mathbf{A}_{2n+1} &= \cos \ \mathbf{wt}_{2n} - \cos \ \mathbf{wt}_{2n+1} \\ &= 2 \sin \left[ \mathbf{w}(\mathbf{t}_{2n} + \mathbf{t}_{2n+1})/2 \right] \sin \left[ \mathbf{w}(\mathbf{t}_{2n+1} - \mathbf{t}_{2n})/2 \right] \\ &= 2 \sin \left[ \mathbf{w}(\mathbf{t}_{2n-1} + (\mathbf{T}_p + \mathbf{T}_{F1})/2) \right] \sin \left[ \mathbf{w}(\mathbf{T}_p - \mathbf{T}_{F1})/2 \right] \\ &= (75) \end{split}$$

Making use of the fact that  $wT_p$  is very small,

$$\sin [w(T_p - T_{F1})/2] = w(T_p - T_{F1})/2$$
 (76)

$$\sin [w(t_{2n-1} + (T_p + T_{F1})/2] = \sin wt_{2n-1}$$
 (77)

Thus,

$$A_{2n+1} = w (T_p - T_{F1}) \sin wt_{2n-1}$$

= 
$$(w/T_p)$$
 [ $(T_p - T_{F1})$  sin  $wt_{2n-1}$ ]  $T_p$  (78)

Therefore,

$$a_1 = 1/\pi \sum_{n=0}^{N} \{ (w/T_p) [ (T_p - T_{F1}) \sin wt_{2n-1}] T_p \}$$
 (79)

With  $T_p$  small compared to the modulation period,  $2\pi/w$ ,  $a_1$  can be expressed as follows:

$$a_1 = 1/\pi \int_0^{2\pi/w} w[1 - (T_{F1}/T_p)] \sin wt dt$$
 (80)

Since  $T_p = [(|S_F| + |S_N|)T_{F1}]/[|S_N| - Aw \cos wt_{2n-1}]$ , hence

$$a_1 = 1/\pi \int_0^{2\pi/w} \left[ 1 - \frac{T_{F1}[|S_N| - A \text{ w cos wt}]}{(|S_F| + |S_N|)T_{F1}} \right] \sin \text{wt dt}$$

$$= w/\pi \int_{0}^{2\pi/w} [(A \ w)/(|S_{F}| + |S_{N}|)] \cos wt \sin wt dt$$

$$= 0$$
(81)

# 4.3.2 Derivation of Coefficient $c_1$ and $d_1$

From Figure 16, one has  $v_t$  at  $t = t_{2n}$  as:

$$v_t'(t_{2n}) = |S_F| T_{F1} - A \sin wt_{2n-1} + A \sin wt_{2n}$$

$$= |S_F|T_{F1} + 2A \cos [w(t_{2n} + t_{2n-1})/2] \sin wT_{F1}/2$$
Since wT /2 is were are 11

Since  $wT_{F1}/2$  is very small,

$$\sin wT_{F1}/2 = wT_{F1}/2$$
 (83)

Thus,

$$v_t' = |S_F|T_{F1} + A w T_{F1} \cos w[t_{2n-1} + (T_{F1}/2)]$$

From the above equation, the fundamental of the small-signal average of  $v_t$ ' can be taken.

$$v_{t}' = 1/2 \text{ A w } T_{F1} \cos \left[w \left(t + T_{F1}/2\right)\right]$$
 (85)

The describing function  $F_{M}$  for the pulse width modulator is:

$$F_{M} = -\frac{\tilde{d}(t)}{\tilde{v}_{t}'} = \frac{(a_{1}^{2} + b_{1}^{2})^{1/2}}{\tilde{v}_{t}'} = \sin \{wt + [tan^{-1}(b_{1}/a_{1})]\}$$

(86)

Substituting for  $a_1$ ,  $b_1$  and  $\tilde{v}_t$  into the equation  $F_M$ , the gain of the pulse width modulator is:

$$F_{M} = \frac{2}{(|S_{N}| + |S_{F}|)T_{F1}} \frac{\sin [wt + \pi/2]}{\cos [w(t + T_{F1}/2)]}$$

Since w is the angluar frequency of the low-frequency modulation and  $T_{\rm F1}$  is the off-time period of the switch, thus

$$wT_{F1}/2 << 1$$

and

$$\sin [wt + \pi/2]$$
  $\cos wt$   $\cos [w (t + T_{F1})]$   $\cos [w (t + T_{F1})]$  (88)

$$F_{M} = 2/[(|S_{N}| + |S_{F}|) T_{F1}]$$
 (89)

Because

$$|S_{N}| = \frac{V_{i}R_{SW}}{n L_{P}}$$
(90)

$$|S_{F}| = \frac{T_{ON} V_{i}^{R}SW}{T_{F1} N L_{P}}$$
 (91)

Therefore,

$$F_{M} = \frac{2 \text{ n } L_{p}}{V_{i} R_{SW} T_{p}}$$

$$(92)$$

Figure 17 is the block diagram for the small-signal gain from the composite error signal,  $\tilde{v}_t$ , to the pulse width modulator output,  $\tilde{d}$ .




Figure 17. Pulse Width Modulator Block

#### CHAPTER 5

#### SIMULATION

#### 5.1 Introduction

Simulation of a physical system is a standard analysis tool used in the evalution of hardware design prior to actual construction. Even though the small-signal model or a mathematic model of a system is developed, examining the performance characteristics of that system without a computer becomes a tedious and time consuming task. In the case of the complicated model, calculations by hand are impossible.

Because the small-signal model of this fly-back switching power supply is derived by using s-plane or Laplace transform techniques, this model can be expressed by a set of linear transfer functions or linear equations. Many computer program packages designed to solve any linear equations and transfer functions are available now. Among those packages for solving such a problem is "LISA 360 A Program for Linear System Analysis (LISA 360)", a well-known computer program package developed by IBM. The LISA 360 program package can be used to compute the following solutions:

- (a) Pole and zero locations
- (b) Time response to a step or sinusoidal inputs
- (c) Bode response over a range of frequencies
- (d) Sensitivity of a function to component variations

at a given frequency

A LISA 360 program has been coded to examine the following performance characteristics of this power supply model:

- (1) The audio-susceptibility characteristics  $G_A = v_o/v_i$
- (2) The output impedance characteristics  $Z_0 = \tilde{v}_0/\tilde{i}_0$
- (3) The system loop gain characteristics [7]

$$T = \frac{1}{\Delta} - F_{M} (F_{V}F_{D1} + F_{C}F_{D2})$$
 (93)

The system loop gain characteristics T are used to examine the relative stability of the system.

# 5.2 Simulations of Audio-Susceptibility and Output Impedance

Audio-susceptibility [8] is the closed-loop, input/ output response for the switching power supply. The audiosusceptibility characteristic is used to evaluate the rejection ratio of the propagation of a sinusoidal disturbance from the input voltage to the output voltage. The audio-susceptibility is defined as:

$$G_{A} = \tilde{v}_{O}/\tilde{v}_{i} \tag{94}$$

The output impedance is employed to measure the dynamic performance of a switching power supply subjected to sinusoidal load disturbance. A switching power supply with zero output impedance represents an ideal voltage source. The output impedance of the switching power supply is defined as:

$$Z_{O} = \tilde{v}_{O}/\tilde{i}_{O} \tag{95}$$

In linear systems, the output impedance is often used to analyze transient response. When a switching power supply is subjected to a small step-change of the load, the output voltage normally only varies slightly.

## 5.2.1 Equation Formulations


Many methods can be used to set up the describing equations of the small-signal model of this switching power supply. One of the equation formulations, which LISA 360 program package uses, is the "matrix" option. According to the input language of LISA 360, the system equations should be written in the following form if the "matrix" option is used.

$$W(s) \quad Y(s) = U(s) \tag{96}$$

where W(s) is the nodal admittance matrix or the system dynamics, Y(s) is the unknown node-voltage or output vector, and U(s) is the vector of sources plus initial conditions.

From the previous chapters, the fly-back power stage, error processor, and pulse width modulator small-signal model can be incorporated into a closed-loop block diagram as shown in Figure 18. The input-output equations are derived as follows:

$$\tilde{\mathbf{y}}(\mathbf{s}) = \left\{ \begin{bmatrix} \mathbf{F}_{U11} & \mathbf{F}_{U12} \\ \mathbf{F}_{U21} & \mathbf{F}_{U22} \end{bmatrix} \begin{bmatrix} \tilde{\mathbf{v}}_{\mathbf{i}}(\mathbf{s}) \\ \tilde{\mathbf{i}}_{\mathbf{o}}(\mathbf{s}) \end{bmatrix} + \begin{bmatrix} \mathbf{F}_{D1} \\ \mathbf{F}_{D2} \end{bmatrix} \tilde{\mathbf{d}}(\mathbf{s}) \right\} \frac{1}{\Delta} = \begin{bmatrix} \tilde{\mathbf{v}}_{\mathbf{o}}(\mathbf{s}) \\ \tilde{\mathbf{i}}_{\mathbf{p}}(\mathbf{s}) \end{bmatrix}$$
(97)






Figure 18. Small-signal Block Diagram of a Fly-back Switching Mode Power Supply

$$\Delta \tilde{\mathbf{y}}(\mathbf{s}) = \begin{bmatrix} \mathbf{F}_{U11} & \mathbf{F}_{U12} \\ \mathbf{F}_{U21} & \mathbf{F}_{U22} \end{bmatrix} \begin{bmatrix} \tilde{\mathbf{v}}_{\mathbf{i}}(\mathbf{s}) \\ \tilde{\mathbf{i}}_{O}(\mathbf{s}) \end{bmatrix} - \begin{bmatrix} \mathbf{F}_{D1} \\ \mathbf{F}_{D2} \end{bmatrix} \mathbf{F}_{\mathbf{M}} \begin{bmatrix} \mathbf{F}_{\mathbf{V}} & \mathbf{F}_{\mathbf{C}} \end{bmatrix} \tilde{\mathbf{y}}(\mathbf{s})$$

$$\left\{ \Delta \mathbf{I} + \begin{bmatrix} \mathbf{F}_{D1} \\ \mathbf{F}_{D2} \end{bmatrix} \mathbf{F}_{\mathbf{M}} \begin{bmatrix} \mathbf{F}_{\mathbf{V}} & \mathbf{F}_{\mathbf{C}} \end{bmatrix} \right\} \tilde{\mathbf{y}}(\mathbf{s}) = \begin{bmatrix} \mathbf{F}_{U11} & \mathbf{F}_{U12} \\ \mathbf{F}_{U21} & \mathbf{F}_{U22} \end{bmatrix} \begin{bmatrix} \tilde{\mathbf{v}}_{\mathbf{i}}(\mathbf{s}) \\ \tilde{\mathbf{i}}_{O}(\mathbf{s}) \end{bmatrix}$$

$$(99)$$

Therefore,

$$\begin{bmatrix} \Delta + F_{D1}F_{V}F_{M} & F_{D1}F_{C}F_{M} \\ F_{D2}F_{V}F_{M} & \Delta + F_{D2}F_{C}F_{M} \end{bmatrix} \begin{bmatrix} \tilde{v}_{O}(s) \\ \tilde{i}_{D}(s) \end{bmatrix} = \begin{bmatrix} F_{U11} & F_{U12} \\ F_{U21} & F_{U22} \end{bmatrix} \begin{bmatrix} \tilde{v}_{i}(s) \\ \tilde{i}_{O}(s) \end{bmatrix}$$

Note that the negative power of s is not allowed in LISA 360, so the equations must be rationalized. Thus,

$$\begin{bmatrix} D(s) \left[ \Delta + F_{D1}F_{V}F_{M} \right] & D(s) \left[ F_{D1}F_{C}F_{M} \right] \\ D(s) \left[ F_{D2}F_{V}F_{M} \right] & D(s) \left[ \Delta + F_{D2}F_{C}F_{M} \right] \end{bmatrix} \begin{bmatrix} \tilde{v}_{O}(s) \\ \tilde{i}_{D}(s) \end{bmatrix} = \begin{bmatrix} D(s)F_{U11} \\ D(s)F_{U21} \end{bmatrix} \tilde{v}_{i}(s)$$
 assume that  $\tilde{i}_{O}(s) = 0$ . (101)

$$\begin{bmatrix} D(s) \left[\Delta + F_{D1}F_{V}F_{M}\right] & D(s) \left[F_{D1}F_{C}F_{M}\right] \\ D(s) \left[F_{D2}F_{V}F_{M}\right] & D(s) \left[\Delta + F_{D2}F_{C}F_{M}\right] \end{bmatrix} \begin{bmatrix} \tilde{v}_{O}(s) \\ \tilde{i}_{D}(s) \end{bmatrix} = \begin{bmatrix} D(s)F_{U12} \\ D(s)F_{U22} \end{bmatrix} \tilde{i}_{O}(s)$$
assume that  $\tilde{v}_{i}(s) = 0$ . (102)

where 
$$D(s)=s[1 + (sR_4C_1C_3)/(C_1 + C_3)] (1 + sR_5C_2)$$

The form of the above equations meets the input requirement of LISA 360 for the matrix option. Once the power supply parameters and operating conditions are given, each coefficient in the nonzero elements of the above matrices must be calculated. Then, following the command descriptions and directions, each nonzero element of the matrices should be coded into the LISA simulation program.

# 5.2.2 Simulation Results of Audio-susceptibility and Output Impedance

A Bode plot establishing the gain and phase of each particular transfer function is shown. The gain and phase plots for the audio-susceptibility and output impedance analysis employ the following power supply parameters and operating conditions. The simulation can be performed by substituting these parameters into equation (101) and (102).

$V_i = 130V$	$C_1 = 0.06 \mu F$
$V_O = 6V$	$C_2 = 0$
$R_{\mathbf{P}} = 0.3 \text{ ohm}$	$C_3 = 120pF$
N <sub>P</sub> = 68 Turns	$R_1 = 1 K \text{ ohm}$
$N_S = 3 \text{ Turns}$	$R_2 = 5K \text{ ohm}$
$R_S = 0.01 \text{ ohm}$	$R_3 = 4.7K \text{ ohm}$
$R_C = 0.0175 \text{ ohm}$	$R_4 = 22K \text{ ohm}$
C = 1880µF	$R_5 = 0$
$R_{L} = 0.75 \text{ ohm}$	R <sub>SW</sub> = 250 ohm
$T_P = 16.67 \mu S$	n = 120 Turns
$L_P = 2.929mH$	D = 0.5
$L_S = 6.239 \mu H$	D' = 0.5

Figure 19 illustrates the Bode plot for audio-susceptibility, and Figure 20 illustrates the Bode plot for output impedance. Moreover, the detailed expressions for calculation of coefficients in each element of matrices, a FORTRAN program designed to accept the circuit parameters and then to calculate those coefficients, and the LISA




Figure 19. Bode Plot for Audio-susceptibility




Figure 20. Bode Plot for Output Impedance Note that  $Z_{O}$  ( $\Omega$ ) = Anti-log [ M (DB) /20]

simulation program are presented in Appendix C.

# 5.3 The System Loop Gain Characteristics

The system loop gain characterizes the power supply's stablity. Because of the multiple feedback paths of this power supply, the loop gain that is defined at the pulse width modulator, which is the common part to all the feedback paths, is a unique loop. Figure 21 shows the block diagram for the system loop gain, and the equation of the system loop gain can be derived. The resultant equation is given below:

$$T = \frac{1}{\Delta} - F_{M}(F_{V}F_{D1} + F_{C}F_{D2})$$
 (103)

Substituting the circuit parameters and operating conditions of power supply into the above equation, each coefficient in the numerator and the denominator of the system loop gain, T, can be obtained. Then, according to the command description and direction of "READ function name" in LISA 360, those coefficients are coded into the LISA simulation program. The detailed expression and LISA program are shown in Appendix C.

After simulation, the pole and zero locations of the system loop gain are given below:

Zeros:

-7.311477E2 -9.394725E4 + j1.356394E5 -1.578442E4 -9.394725E4 - j1.356394E5 Poles:

0.0 -1.857252E3 + j4.226668E3 -3.795455E5 -1.857252E3 - j4.226668E3

Total multiplier = 1.90810




Figure 21. Block Diagram for The System Loop Gain

Figure 22 shows the Bode plot of the system loop gain. From this plot, it is interesting to point out that high gain, wide-bandwidth, and stable operation could be accomplished simultaneously. This characteristic has made the multiple

loop control unique in comparison with the single loop control in switching mode power supply.




Figure 22. Bode Plot for The System Loop Gain

#### CHAPTER 6

#### **MEASUREMENT**

6.1 Loop Gain Measurement And Analog Modulation Technique[9]

To analyze the dymanics of a switching mode power supply, the system loop gain method has been widely used because the system loop gain can directly compute the characteristic roots of the system. It is easy to derive the loop gain of a system from a system block diagram or an equivalent circuit model, and the loop gain can provide physical insight into the closed loop system. The stability can be determined by applying the Nyquist criterion, and it is easy to shape the Bode Plots of the loop gain for design purposes to achieve better stability and dymanics of a system.

Even though the most attractive feature is that the loop gain can be measured accurately and quickly in laboratory, the conventional measuring method still has some difficulties to perform within a switching mode power supply employing multi-loop control. For this power supply, loop gains become rather complicated functions, and each loop gain is not uniquely defined. Therefore, the adequacy and accuracy of the loop gain measurement become a very important concern.

The conventional loop gain measurement technique, analog modulation scheme, has been widely used in various types of linear feedback system. In the analog modulation

scheme, a sinusoidal disturbance signal, Vz, is inserted in the feedback loop and the forward and returned signals, Vx and Vy respectively, are measured as shown in Figure 23. The loop gain is then determined by the ratio of the forward and returned signals at the frequency of the inserted signal.




Figure 23. Conventional Analog Modulation Scheme

Because the analog modulation technique inserts and measures the analog signal, its application is limited to the case for which the waveform of the disturbance is smooth and well behaved. In the switching mode power supply, the waveform of the disturbance is of a discontinuous nature and is pulse width modulated. In this case, an analog disturbance signal cannot be inserted into the digital signal for loop gain measurement. In addition, when a PWM ripple component from the ESR of the output filter capacitors is superimposed on the inserted sinusoidal disturbance, the analog modulation scheme gives inaccurate results.

# 6.2 Consideration of Loop Gain Measurement in Switching Power Supply

In the switching power supply employing multiple loop control, not only the derivations of the loop gain are complex, but also the interpretations of the loop gain are not obvious as for a single loop system. However, switching power supply feedback systems are unique in that because the duty cycle is the only control input, all the feedback loops must meet at one point, the duty cycle modulator. The loop gain that is defined at the duty cycle modulator is a unique loop in this multiple loop switching power supply.

## 6.3 Digital Modulation Technique

The conventional analog modulation scheme has some limitations when a sinusoidal distrubance is inserted into the feedback loop at the point where the waveform is not smooth and well behaved. These limitations can be overcome by inserting, instead, a digital modulation signal that directly modulates the switching power supply's duty cycle. Similar to the analog modulation technique in which a disturbance signal is inserted in the feedback path to generate the forward and returned signals, the digital modulator inserts a digitally modulated disturbance, dz, into the digital signal feedback path while maintaining the loop closed, as shown in Figure 24. Then the KVL satisfies

$$dz = dx + dy (104)$$

and the loop gain is given by: T = dy / dx




Figure 24. Digital Modulation Scheme

## 6.3.1 The Digital Modulator

The schematic for the digital modulator is shown in Figure 25. The functional description with the important waveforms in Figure 26 is given as follows.

The modulator accepts one or two inputs,  $\mathrm{d}y_A$  and  $\mathrm{d}y_B$ , depending on whether the duty cycle modulator under test is single-ended or push-pull. These signals are buffered by comparators  $\mathrm{IC}_1$  and  $\mathrm{IC}_2$  which invert and wire-or the inputs. When either of the inputs go high, JK flip-flop  $\mathrm{IC}_{3a}$  and  $\mathrm{IC}_{7b}$  are clocked and set. The inverted output of these flip-flops are the input to the open collector




Figure 25. Schematic of The Digital Modulator

inverters  $IC_{8b}$ ,  $IC_{8c}$ , and  $IC_{8d}$ . The outputs of these inverters supply the drive signal, dx, of the power stage in switching mode power supply and provide the two measurement signals,  $dx^*$  and  $dy^*$ .




Figure 26. Waveforms in The Circuit Schematic of Figure 25

When the input signal from the duty cycle modulator goes low again, flip-flop  $IC_{3b}$  is clocked and set, initiating a linear ramp at the collector of  $Q_1$ . The amplitude of this ramp is compared to a DC reference by comparator  $IC_5$ , and to a modulated reference by comparator  $IC_4$ . When the amplitude of the ramp exceeds the value of the modulated reference, the inverted output of  $IC_4$  goes high, flip-flop  $IC_{3a}$  is cleared, and the output signals dx and dx\* are set low. When the ramp intersects the DC reference, the inverted output of  $IC_5$  goes high, flip-flop  $IC_{7b}$  is cleared, and the output signal dy\* is set low. When both  $IC_{3a}$  and  $IC_{7b}$  have been cleared, the signal CLR3 goes low, flip-flop  $IC_{3b}$  is cleared, and the ramp is terminated.

The digital modulator provides an output dy\*, which is a pulse equal to the input pulse  $\mathrm{dy}_A$  or  $\mathrm{dy}_B$  plus a DC delay, and the outputs dx and dx\* which are pulses equal to the input pulse plus a modulated delay which is proportional to the sinusoidal modulated signal. The output dx\* also drives flip-flop IC7a and gates IC6a and IC6b, providing push-pull output signals  $\mathrm{dx}_A$  and  $\mathrm{dx}_B$ .

The amount of modulation is adjustable by varying the resistance at the emitter of  $Q_1$  or by changing the amplitude of the sinusoidal modulated signal input. Since the introduction of the digital modulator introduces a delay into the power supply control loop, there will be an extra phase delay at higher frequencies. Although this is compensated for in the measurement by using the delayed signal  $\mathrm{dy}^*$  instead of  $\mathrm{dy}$ , it may cause a high-bandwidth,

small phase margin system to go unstable. The amount of DC delay should therefore be kept as small as possible for the amount of modulation required.

## 6.3.2 The Digital Demodulator

Because both dx\* and dy\* are the sinusoidal modulated pulses, it is difficult to calculate the loop gain, T. Therefore, the sinusoidal waveforms, Vx and Vy, must be extracted from dx\* and dy\* and restored respectively. The schematic for the digital demodulator is shown in Figure 27. The functional description with the important waveforms in Figure 28 are given as follows.

The demodulator accepts one of the measurement signals  $\mathrm{dx}^*$  or  $\mathrm{dy}^*$  from the digital modulator. When the input signal goes high, a timing ramp is initiated at the collector of Q1, which times out an interval slightly shorter than the minimum pulse width of the input to the demodulator. After this interval, a second linear ramp is initiated at the collector of Q2. When the input pulse goes low, this ramp is held constant, since the output of  $\mathrm{IC}_{5c}$  no longer drives the base of Q2. The value of the ramp voltage at this point is then proportional to the pulse width of the input signal, and this value is sampled and held by  $\mathrm{IC}_8$  and  $\mathrm{IC}_9$ , and the collector of Q2 is then grounded by  $\mathrm{IC}_{5b}$ . This process is repeated for each input pulse to the demodulator. The resulting output waveform is then a sinusoid at the modulation frequency, sampled at the switching frequency of




Figure 27. Schematic of The Digital Demodulator




Figure 28. Waveforms in The Circuit Schematic of Figure 27

the input waveform. The gain of this circuit is determined by the slope of the ramp at the collector of  $Q_2$  which can be adjusted by changing the emitter resistance.

The reference voltage for IC<sub>6</sub> is generated by sensing the output voltage, extracting the DC component of it and comparing with a 5V reference. If the delay from the input going high to the initiation of the second ramp is too short, the output voltage will increase its DC level above 5V. The output sensing circuit will detect this shift and increase the reference level to IC<sub>6</sub>, and hence increase the time delay before the second ramp is initiated. This feedback mechanism eliminates the necessity of manual adjustment, and allows the circuit to have a steep timing ramp and hence high gain.

# 6.4 Loop Gain Measurement With Digital Modulation Technique

In the measurement of loop gain, one digital modulator and two identical demodulators, one for dx\* and one for dy\*, are required. The application of the digital modulation technique for measurement of the loop gain of a switching power supply is shown in Figure 29. In this application, the original closed loop circuit topology is retained, and the proper DC operating conditions are maintained the same. Note that the signals Vx and Vy are phasors, and it is not necessary to demodulate the dz to the sinusoidal waveform. Because the KVL must be satisfied, then

 $Vz = Vx + Vy \tag{105}$ 




Figure 29. Application of The Digital Modulation Technique for Loop Gain Measurement with a Switching Power Supply

## 6.4.1 Determination of T Without Amplifier

By definition, the loop gain is given by

$$T = Vy / Vx$$
 (106)

At any frequency, one measures not only the magnitude |Vx| and |Vy| to give

$$|T| = |Vy| / |Vx| \tag{107}$$

but also the magnitude  $\left|Vz\right|$  of the third phasor, so that by trigonometric solution of phasor triangle one obtains

$$\angle T = \pm \cos^{-1} \left[ -\frac{|\nabla z|^2 - (|\nabla x|^2 + |\nabla y|^2)}{2|\nabla x||\nabla y|} \right]$$
(108)

or equivalently,

$$\angle T = \pm 2 \cos \frac{-1}{\sqrt{\frac{|Vz|^2 - (|Vx| - |Vy|)^2}{4 |Vx| |Vy|}}}$$
(109)




Figure 30. Determination of T, by The Measurement of The Three Magnitude |Vx|, |Vy| and |Vz|

The above formulas for determination of angle  $\angle$  T are derived from the law of Cosines and half angle relation.

Law of Cosines :  $|Vz|^2 = |Vx|^2 + |Vy|^2 - 2|Vx||Vy|$  Cos  $\emptyset$  Half angle relation:

$$\cos \frac{\emptyset}{2} = \pm \sqrt{\frac{1 + \cos \emptyset}{2}}$$
(110)

From the phasor diagram in Figure 30, angle  $\angle T$  is given by

$$\angle T = 180^{\circ} - \emptyset \tag{111}$$

and

$$Cos (180^{\circ} - \emptyset) = - Cos \emptyset = Cos (\angle T)$$
 (112)

From law of Cosines,

$$\cos \emptyset = \frac{|\nabla x|^2 + |\nabla y|^2 - |\nabla z|^2}{2 |\nabla x| |\nabla y|}$$
 (113)

hence

$$\cos \angle T = \frac{|\nabla z|^2 - (|\nabla x|^2 + |\nabla y|^2)}{2 |\nabla x| |\nabla y|}$$
(114)

$$\angle T = \pm \cos^{-1} \left[ \frac{|\nabla z|^2 - (|\nabla x|^2 + |\nabla y|^2)}{2 |\nabla x| |\nabla y|} \right]$$
(115)

From the half angle relation

$$\cos \left(\frac{\angle T}{2}\right) = \pm \sqrt{\frac{1 + \cos \left(\angle T\right)}{2}}$$
(116)

$$\cos \left(\frac{\angle T}{2}\right) = \pm \sqrt{\frac{|\nabla z|^2 - (|\nabla x|^2 - 2|\nabla x| |\nabla y| + |\nabla y|^2)}{4 |\nabla x| |\nabla y|}}$$
(117)

$$\cos \left(\frac{\angle T}{2}\right) = \pm \sqrt{\frac{|\nabla z|^2 - (|\nabla x| - |\nabla y|)^2}{4|\nabla x||\nabla y|}}$$
(118)

hence

$$\angle T = \pm 2 \cos^{-1} \left[ \cos \left( -\frac{\angle T}{2} \right) \right]$$

$$= \pm 2 \cos^{-1} \left[ \sqrt{-\frac{|\nabla z|^2 - (|\nabla x| - |\nabla y|)^2}{4 |\nabla x| |\nabla y|}} \right]$$

Although the sign given by the above equation is ambiguous, proper choice is usually obvious from the qualitative nature of the magnitude response and known properties of the loop. The above formula applies when  $\angle T$  is in the range  $0^{\circ} < \pm \angle T < 180^{\circ}$ ; for the range  $180^{\circ} < \pm \angle T < 360^{\circ}$ , the appropriate form is  $\angle T = \pm (360^{\circ} - \Theta)$ , where  $\Theta$  is the first or second quadrant angle given by the above equation.

# 6.4.2 Determination of T With Amplifier

The above equation of  $\angle$  T gives an accurate result for loop gain phase angle in the important frequency range in the neighbourhood of loop gain crossover, when |T|=1. However, it is not accurate when either |T|>>1 or |T|<<1, since then either |Vx|>>|Vy| and |Vz|=|Vy|, or |Vx|>>|Vy| and |Vz|=|Vy|, or |Vx|>>|Vy| and |Vz|=|Vx|. This condition is immediately obvious in graphical terms from the phasor diagram illustrated in Figure 30, drawn for |T|>1, it is clear that some small errors in the measurement of the magnitude |Vy| or |Vz| can lead to large errors in  $\angle$  T.

The undesirable defect in the phase measurement of Figure 30 can easily be overcome by use of unequal gains for Vx and Vy, as shown in Figure 31. To the extent that the gains Ax and Ay have zero ( or the same ) phase, the angle between AyVy and AxVx determined from the three magnitudes |AxVx|, |AyVy| and |Vzz| = |AxVx + AyVy| is the same as the angle between Vy and Vx, namely  $\angle$  T; thus the equation of phase angle, for example, becomes

$$\angle T = \pm 2 \cos^{-1} \left[ \sqrt{\frac{|Vzz|^2 - (|AxVx| - |AyVy|)^2}{4 |AxVx| |AyVy|}} \right]$$
(120)




Figure 31. Determination of  $\angle$  T by The Measurement of The Scaled Magnitude |AxVx| = |AyVy| and |Vzz|

and can be made well-conditioned at all frequencies by adjustment of the gains Ax and Ay so that all three measured magnitudes are of comparable size. In fact, an additional condition simplifies the procedure considerably: one merely

adjusts Ax and Ay so that the magnitudes |AxVx| and |AyVy| are equal. Let the corresponding magnitude of the summed signal be |Vzz| when |AxVx| = |AyVy|; then the above equation of  $\angle T$  reduces to

$$\angle T = \pm \cos \begin{bmatrix} -1 & |Vzz| \\ 2 & |AxVx| \end{bmatrix}$$
(121)

The practical procedure is therefore to adjust Ax and Ay until equal |AxVx| and |AyVy| are obtained, and then to measure the corresponding phasor sum |Vzz| = |AxVx| AyVy| for use in the above equation. It is not necessary to know either Ax or Ay. As shown in Figure 31, this procedure scales the two largest phasor magnitudes until they are comparable with the smallest phasor magnitudes, without changing the required loop gain angle  $\angle T$ . The required loop gain magnitude |T| is of course obtained by setting the two gain equal |T| is of course obtained by setting the two gain equal |T| and |T| and measuring |T| and |T| so that |T| = |T|

# 6.5 Results of Loop Gain Measurements

The system loop gain measurements are taken by using the digital modulation technique. The disturbance insertion point is the output of the threshold detector which is the only location common to voltage feedback and current feedback loops. Figure 32 shows the measurement and simulation results of the system loop gain characteristics. The Bode plot of simulation results are represented by the

"M" sign for gain and the "P" sign for phase, and the gain and the phase measurements are denoted by the "x" sign and the "o" sign respectively.

### THE SYSTEM LOOP GAIN = TS




Figure 32. Measurement and Simulation Bode Plot of The System Loop Gain

### CHAPTER 7

#### CONCLUSION

Modeling, analysis, simulation and measurement of a fly-back switching mode power supply employing multiple loop control is presented. The objectives are to examine the small-signal dynamic performances and to provide an adequate measurement method of the fly-back switching mode power supply which is operated in continuous MMF mode and at a constant frequency.

To gain insights to the performance characteristics of this power supply, this power supply is modeled according to the three basic function blocks: fly-back power stage, error processor, and pulse width modulator. Models of these blocks are presented in Chapter 2, Chapter 3, and Chapter 4, respectively. In Chapter 5, the small-signal model for each block is assembled. Employing this small-signal model and LISA 360 program package, the following performance characteristics are simulated:

- (a) the audio-susceptibility characteristics
- (b) the output impedance characteristics
- (c) the system loop gain characteristics

An adequate measurement method, digital modulation technique, and the experimental verifications of the system loop gain is provided in Chapter 6 with good correlations between the measurement and the simulation results. Besides, it is interesting to point out that high gain,

wide-bandwidth, and stable operation could be simultaneously accomplished in this power supply. This characteristic has made the multiple loop control unique in comparison with the single loop control in switching mode power supply.

### APPENDIX A

# Derivations of State-space Equations

The derivations will begin with the basic KVL and KCL equations and apply matrix notation to form the A1,A2, B1, B2, C1, C2, E1, and E2 in the Chapter 2.

During  $T_{\mbox{on}}$  (refer to Figure 9 ) the KVL equation on the primary side is:

$$d\phi/dt = (v_i/N_P) - (R_P/N_P) i_p$$

$$i_p = (N_P/L_P) \varphi$$

Therefore,

$$d\phi/dt = (v_i/N_p) - (R_p/L_p) \phi$$

KVL equations for the secondary side are:

$$-v_C - R_C C (dv_C/dt) + [-C (dv_C/dt) + i_O]R_L = 0$$

$$dv_C/dt = \{-1/[(R_C + R_L)C]\} v_C + \{R_L/[(R_C + R_L)C]\}i_O$$

The output equations are of the following form:

$$v_0 = (i_1 - i_2) R_L$$

= 
$$(-Cdv_C/dt + i_O)R_L$$

= 
$$R_LC\{1/[(R_C+R_L)C]\}v_C - R_LC\{R_L/[(R_C+R_L)C]\}i_O + R_Li_O$$

= 
$$[R_L/(R_C + R_L)] v_C + [R_CR_L/(R_C + R_L)] i_O$$

= 
$$[R_C/(R_C + R_L)] v_C + (R_C//R_L) i_O$$

The matrix form of the state equations format  $\dot{x} = A1x + Bu$  and y = C1x + E1u is :

$$\begin{bmatrix} d\phi/dt \\ dv_{C}/dt \end{bmatrix} = \begin{bmatrix} -R_{P}/L_{P} & 0 \\ 0 & -1/[(R_{C}+R_{L})C]] \cdot \begin{bmatrix} \phi \\ v_{C} \end{bmatrix} + \\ \begin{bmatrix} 1/N_{P} & 0 \\ 0 & R_{L}/[(R_{C}+R_{L})C]] \cdot \begin{bmatrix} v_{i} \\ i_{0} \end{bmatrix} \end{bmatrix}$$

$$\begin{bmatrix} v_{o} \\ i_{p} \end{bmatrix} = \begin{bmatrix} 0 & R_{L}/(R_{C}+R_{L}) \\ N_{P}/L_{P} & 0 \end{bmatrix} \cdot \begin{bmatrix} \phi \\ v_{C} \end{bmatrix} + \\ \begin{bmatrix} 0 & R_{C}//R_{L} \\ 0 & 0 \end{bmatrix} \cdot \begin{bmatrix} v_{i} \\ i_{O} \end{bmatrix}$$

During  $T_{F1}$  (refer to Figure 9 ) KVL equations for  $i_1$ ,  $i_2$ , and  $i_3$  are:

$$v_s = i_1 R_S + (i_1 - i_2)R_C + v_C$$

$$v_c = (i_2 - i_1)R_C + (i_2 - i_3)R_L$$

$$= i_2(R_C + R_L) - i_1R_C + i_0R_L$$

$$i_3 = -i_0$$

Simplifying the above equations results in the following:

$$v_s = (R_S + R_C)i_1 - [R_C / (R_C + R_L)] \cdot [v_c + R_C i_1 - R_L i_0] + v_C$$
  
 $i_2 = (v_c + R_C i_1 - R_L i_0) / (R_C + R_L)$ 

From Figure 9 the following equations can be derived:

$$\begin{split} &\mathbf{i}_{1} = \mathbf{i}_{S} = \mathbf{N}_{S} \; \phi / \mathbf{L}_{S} \\ &\mathbf{d} \phi / \mathbf{d} t = -\mathbf{v}_{S} / \mathbf{N}_{S} \\ &= \; (-1/\mathbf{N}_{S}) \, \{ \, (\mathbf{R}_{S} + \mathbf{R}_{C}) \, \mathbf{i}_{1} - [\mathbf{R}_{C} \, (\mathbf{v}_{C} + \mathbf{R}_{C} \mathbf{i}_{1} - \mathbf{R}_{L} \mathbf{i}_{O}) \, ] / \, (\mathbf{R}_{C} + \mathbf{R}_{L}) + \mathbf{v}_{C} \} \\ &= \; (-1/\mathbf{N}_{S}) \, \{ \, (\mathbf{R}_{S} + \mathbf{R}_{C}) \, (\mathbf{N}_{S} \phi / \mathbf{L}_{S}) \; - \; [\mathbf{R}_{C} / \, (\mathbf{R}_{C} + \mathbf{R}_{L}) \, ] \cdot [\mathbf{v}_{C} + \mathbf{R}_{C} \\ & \; (\mathbf{N}_{S} \phi / \mathbf{L}_{S}) \; - \; \mathbf{R}_{L} \mathbf{i}_{O}] \; + \; \mathbf{v}_{C} \} \\ &= \; - \{ \, [ \, (\mathbf{R}_{S} + \mathbf{R}_{C}) / \mathbf{L}_{S} \; - \; \mathbf{R}_{C}^{\, 2} / \, ( \, (\mathbf{R}_{C} + \mathbf{R}_{L}) \, \mathbf{L}_{S}) \, ] \; \phi \\ &+ \; [1 \; - \; \mathbf{R}_{C} / \, (\mathbf{R}_{C} + \mathbf{R}_{L}) \, ] \cdot (1/\mathbf{N}_{S}) \; \mathbf{v}_{C} \\ &+ \; [\mathbf{R}_{C} \mathbf{R}_{L} / \, ( \, (\mathbf{R}_{C} + \mathbf{R}_{L}) \, \mathbf{N}_{S}) \, ] \; \mathbf{i}_{O} \; \} \\ &= \; - \{ \, (\mathbf{R}_{S} \; + \; \mathbf{R}_{C} / / \mathbf{R}_{L}) / \mathbf{L}_{S} \} \; \phi \; - \; \{ \mathbf{R}_{L} / \, [ \, (\mathbf{R}_{C} + \mathbf{R}_{L}) \, \mathbf{N}_{S} ] \} \; \mathbf{v}_{C} \\ &- \{ \; (\mathbf{R}_{C} / / \mathbf{R}_{L}) / \mathbf{N}_{S} \} \; \mathbf{i}_{O} \end{split}$$

From Figure 9 it can be seen that:

$$i_c = i_1 - i_2 = Cdv_c/dt$$
 and  $i_1 = N_S\phi/L_S$ 

Then,

$$\begin{split} \text{d} v_{\text{C}} / \text{d} t &= (i_1 - i_2) / \text{C} \\ &= (1/\text{C}) \cdot \{ (N_{\text{S}} \phi / L_{\text{S}}) - [ (v_{\text{C}} + R_{\text{C}} i_1 - R_{\text{L}} i_0) / (R_{\text{C}} + R_{\text{L}}) \} \\ &= \{ (R_{\text{L}} N_{\text{S}}) / [ (R_{\text{C}} + R_{\text{L}}) L_{\text{S}} \text{C} ] \} \phi - \{ 1 / [ (R_{\text{C}} + R_{\text{L}}) \text{C} ] \} v_{\text{C}} \\ &+ \{ R_{\text{L}} / [ (R_{\text{C}} + R_{\text{L}}) \text{C} ] \} i_{\text{O}} \end{split}$$

The output equations are of the following form:

$$\begin{aligned} \mathbf{v}_{o} &= & \mathbf{R}_{L} (\mathbf{i}_{2} - \mathbf{i}_{3}) = \mathbf{R}_{L} \{ [(\mathbf{v}_{c} + \mathbf{R}_{C} \mathbf{i}_{1} - \mathbf{R}_{L} \mathbf{i}_{o}) / (\mathbf{R}_{C} + \mathbf{R}_{L})] + \mathbf{i}_{o} \} \\ &= & [\mathbf{R}_{L} / (\mathbf{R}_{C} + \mathbf{R}_{L})] \cdot [\mathbf{v}_{c} + (\mathbf{R}_{C} \mathbf{N}_{S} / \mathbf{L}_{S}) \phi - \mathbf{R}_{L} \mathbf{i}_{o}] + \mathbf{R}_{L} \mathbf{i}_{o} \\ &= & [\mathbf{R}_{L} / (\mathbf{R}_{C} + \mathbf{R}_{L})] \mathbf{v}_{c} + [(\mathbf{R}_{C} / / \mathbf{R}_{L}) \mathbf{N}_{S} / \mathbf{L}_{S}] \phi + [\mathbf{R}_{C} / / \mathbf{R}_{L}] \mathbf{i}_{o} \\ \\ \mathbf{i}_{p} &= & 0 \end{aligned}$$

In matrix form,  $\dot{x} = A2x + B2u$  and y = C2x + E2u are expressed in the following form:

$$\begin{bmatrix} d\phi/dt \\ dv_{c}/dt \end{bmatrix} = \begin{bmatrix} -\frac{[R_{S} + (R_{C} / / R_{L})]}{L_{S}} & -\frac{R_{L}}{N_{S} (R_{C} + R_{L})} \\ -\frac{R_{L} N_{S}}{L_{S} C (R_{C} + R_{L})} & -\frac{1}{C (R_{C} + R_{L})} \end{bmatrix} \cdot \begin{bmatrix} \phi \\ v_{c} \end{bmatrix} + \begin{bmatrix} 0 & -\frac{(R_{C} / / R_{L}) / N_{S}}{V_{c}} \\ 0 & R_{L} / \frac{(R_{C} + R_{L}) C]}{U_{c}} \end{bmatrix} \cdot \begin{bmatrix} v_{i} \\ i_{o} \end{bmatrix}$$

$$\begin{bmatrix} v_{o} \\ i_{p} \end{bmatrix} = \begin{bmatrix} \frac{[(R_{C} / / R_{S}) N_{S}] / L_{S}}{U_{c}} & \frac{R_{L} / (R_{C} + R_{L})}{U_{c}} \end{bmatrix} \cdot \begin{bmatrix} \phi \\ v_{c} \end{bmatrix} + \begin{bmatrix} v_{c} \\ v_{c} \end{bmatrix}$$

 $\begin{bmatrix} 0 & R_{\mathbf{C}}//R_{\mathbf{L}} \\ 0 & 0 \end{bmatrix} \bullet \begin{bmatrix} v_{\mathbf{i}} \\ i_{\mathbf{0}} \end{bmatrix}$ 

### APPENDIX B

# Derivations of Transfer Functions for Fly-back Power Stage

In Appendix B a detailed formulation for the steady state (DC) transfer function, the input-to-output transfer function, and the duty cycle-to-output transfer function is presented.

## B.1 Derivation for Y

$$\underline{Y} = \begin{bmatrix} V_o \\ I_p \end{bmatrix} = (E - CA^{-1}B)\underline{U}$$

$$= \left\{ \begin{bmatrix} 0 & R_{C} \\ & \\ & \\ 0 & 0 \end{bmatrix} - \frac{1}{w_{o}^{2}(\frac{R_{S}^{+D'}R_{C}}{D'^{2}R_{L}} + 1)} \begin{bmatrix} \frac{N_{S}R_{C}}{L_{e}D'} & 1 \\ & \\ DN_{p} & 0 \end{bmatrix} \right\}.$$

$$\begin{bmatrix} \frac{-1}{R_LC} & \frac{D'}{N_S} \\ \frac{-N_S w_o}{D'} & \frac{-DR_p}{L_p} - D'(\frac{R_S + R_C}{L_S}) \end{bmatrix} \begin{bmatrix} \frac{D}{N_p} & \frac{-D'R_C}{N_S} \\ 0 & 1/C \end{bmatrix}$$

$$\frac{Y}{V} = \frac{1}{w_0^2 \left[\frac{R_S + D'R_C}{D'^2R_L} + 1\right]} \cdot \begin{bmatrix} \frac{w_0^2 N_S D}{D'N_P} \cdot \frac{R_C}{R_L} + 1 \\ \frac{D^2}{L_P R_L C} \end{bmatrix} \cdot V_i$$

Assume that

$$\frac{R_S + D \cdot R_C}{D \cdot 2R_L} \ll 1 \quad \text{and} \quad \frac{R_C}{R_L} \ll 1$$

Therefore,

$$\underline{\underline{Y}} = \begin{bmatrix}
DN_S \\
\overline{D'N_P} \\
\\
\underline{D^2} \\
w_0^2 L_P R_L C
\end{bmatrix} \cdot V_i = \begin{bmatrix}
DN_S \\
\overline{D'N_P} \\
\\
\underline{D^2 L_e} \\
L_P R_L
\end{bmatrix} \cdot V_i$$

## B.2 Derivation of The Input-to-output Transfer Function

$$(sI - A)^{-1} = \frac{1}{s^2 + \left[\frac{R_S + D'R_C}{L_e D'^2} + \frac{1}{R_L C}\right] s + \left[\frac{(R_S + D'R_C)w_o^2}{D'^2} + w_o^2\right]}$$

$$\frac{1}{R_{L}C} - \frac{D'/N_{S}}{\frac{N_{S}w_{o}^{2}}{D'}}$$

$$s + \frac{R_{S}+D'R_{C}}{\frac{L_{e}D'^{2}}{}}$$

Let

$$\zeta = \frac{w_o}{2} \left[ \frac{L_e}{R_L} + (R_e + \frac{R_C}{D^*}) C \right]$$
 and  $\frac{R_S + D^*R_C}{D^*^2R_L} \ll 1$ 

$$(sI - A)^{-1} = \frac{1}{s^2 + 2\zeta w_0 s + w_0^2} \begin{bmatrix} s + \frac{1}{R_L C} & -D'/N_S \\ \\ \frac{N_S w_0^2}{D'} & s + \frac{R_S + D'R_C}{L_e D'^2} \end{bmatrix}$$

Thus,

$$\widetilde{Y}(s) = \begin{cases}
\frac{1}{s^2 + 2\zeta w_0 s + w_0^2} \begin{bmatrix} \frac{N_S R_C}{L_e D^{\dagger}} & 1 \\ \frac{DN_P}{L_P} & 0 \end{bmatrix} \begin{bmatrix} s + \frac{1}{R_L C} & \frac{-D^{\dagger}}{N_S} \\ \frac{N_S w_0^2}{D^{\dagger}} & s + \frac{R_S + D^{\dagger} R_C}{L_e D^{\dagger} 2} \end{bmatrix} \\
\begin{bmatrix} \frac{D}{N_P} & \frac{-D^{\dagger} R_C}{N_S} \\ 0 & 1/C \end{bmatrix} + \begin{bmatrix} 0 & R_C \\ 0 & 0 \end{bmatrix} \end{bmatrix} \begin{bmatrix} v_i(s) \\ i_o(s) \end{bmatrix}$$

Because 1+  $R_C/R_L \approx 1$ ,

$$\widetilde{\underline{y}}(s) = \frac{1}{s^2 + 2\xi w_0 s + w_0^2}.$$

$$\frac{\left[\frac{N_{S}w_{o}^{2}D}{D'N_{p}}(sR_{C}C+\frac{R_{C}}{R_{L}}+1)\right]}{\frac{D'N_{p}}{L_{p}}(sR_{C}C+\frac{1}{R_{L}C})} R_{C}\left[s^{2}+(2\zeta w_{o}-\frac{R_{C}}{L_{e}}+\frac{1}{R_{C}C})s+w_{o}^{2}(\frac{R_{e}}{R_{C}}+\frac{D}{D'})\right]}{-\frac{DD'N_{p}}{L_{p}N_{S}C}(sR_{C}C+1)}$$

$$\widetilde{v}_{i}(s)$$
 $\widetilde{i}_{o}(s)$ 

Then,

$$\frac{\left[\frac{N_{S} w_{o}^{2} D}{D'N_{p}} (sR_{C}C + 1) - R_{C}(s^{2} + z_{1}s + w_{o}^{2}z_{2})\right] \left[v_{i}(s)\right]}{\frac{D^{2}}{L_{p}} (s + \frac{1}{R_{L}C}) - \frac{-DD'N_{p}}{L_{p}N_{S}C} (sR_{C}C + 1)\right] \left[i_{o}(s)\right]}$$

$$\frac{\tilde{y}(s) = \frac{s^{2} + 2\zeta w_{o}s + w_{o}^{2}}{s^{2} + 2\zeta w_{o}s + w_{o}^{2}}$$

where 
$$z_1 = 2\zeta w_0 - \frac{R_C}{L_e} + \frac{1}{R_C C_s}$$
, and  $z_2 = (R_e/R_C) + (D/D')$ 

B.3 Derivation of The Duty Cycle-to-output Transfer Function

$$\widetilde{\underline{y}}(s) = \left\{ C(sI-A)^{-1} \left[ (A1-A2)\underline{x} + (B1-B2)\underline{u} \right] + \left[ (C1-C2)\underline{x} + (B1-B2)\underline{u} \right] \right\} \widetilde{d}(s)$$

$$\frac{X}{w_0^2 \left[\frac{R_S + D^* R_C}{D^{*2} R_L} + 1\right]} \cdot \begin{bmatrix} \frac{D}{R_L C N_p} \\ \frac{N_S w_0^2 D}{N_D D^*} \end{bmatrix}$$

Because 
$$\frac{R_S + D'R_C}{D'^2R_I} \ll 1$$
,  $V_0 = \frac{DN_S}{D'N_P} V_i$ , and  $V_i = \frac{D'N_P}{DN_S} V_0$ 

Hence

$$\underline{X} = \begin{bmatrix} \frac{DL_e}{R_L N_P} \\ \frac{N_S D}{N_P D'} \end{bmatrix} V_i = \begin{bmatrix} \frac{D'L_e}{N_S R_L} \\ 1 \end{bmatrix} V_o$$

$$C(sI - A)^{-1} = \frac{1}{s^2 + 2\zeta w_0 s + w_0^2}$$

$$\frac{\frac{N_{S}R_{C}}{L_{e}D'}(s + \frac{1}{R_{L}C}) + \frac{N_{S}w_{o}^{2}}{D'} + \frac{R_{S}+D'R_{C}}{L_{e}D'^{2}} - \frac{R_{C}}{L_{e}}}{\frac{DN_{p}}{L_{p}}(s + \frac{1}{R_{L}C})} - \frac{DD'N_{p}}{N_{S}L_{p}}$$

$$(A1 - A2)X + (B1 - B2)U =$$

$$\begin{bmatrix} \frac{D'R_CL_e}{L_SN_SR_L} & \frac{1}{N_S} & \frac{D'N_p}{N_pDN_S} \\ -\frac{D'L_e}{L_SCR_L} & V_o = \begin{bmatrix} \frac{1}{N_SD} + \frac{R_C}{N_SD'R_L} \\ -\frac{1}{D'CR_L} \end{bmatrix} \cdot V_o$$

Because 
$$R_C/(N_SD'R_L) \ll 1$$
, then

$$(A1 - A2)\underline{X} + (B1 - B2)\underline{U} = [1/(N_SD) - 1/(D'CR_L)]^T$$

$$(C1 - C2)\underline{X} + (E1 - E2)\underline{U} = (C1 - C2)\underline{X}$$

$$= \begin{bmatrix} -R_{C}/(D'R_{L}) \\ D'L_{e}N_{p} \\ L_{p}N_{s}R_{L} \end{bmatrix} \cdot V_{o}$$

Since  $L_S/L_p = N_S^2/N_p^2$ , so

$$(C1 - C2)\underline{X} = \begin{bmatrix} -R_C/(D'R_L) \\ N_S \\ \overline{N_PR_LD'} \end{bmatrix} \cdot V_o$$

$$\frac{\widetilde{\underline{y}}(s)}{\widehat{\underline{d}}(s)} = C(sI - A)^{-1} \left[ (A1 - A2)\underline{\underline{x}} + (B1 - B2)\underline{\underline{u}} \right] + \left[ (C1 - C2)\underline{\underline{x}} + (E1 - E2)\underline{\underline{u}} \right]$$

$$V_{o} = \frac{\left[\frac{w_{o}^{2}}{DD^{\dagger}}(sR_{C}C+1) \cdot \left\{1 - \frac{D}{R_{L}(sR_{C}C+1)} \cdot \left[\frac{R_{C}}{w_{o}^{2}}s^{2} + \left(\frac{2R_{C}\zeta}{w_{o}} + L_{e}\right)s + \left(R_{e} + \frac{R_{C}}{D^{\dagger}}\right)\right]\right\}}{\left[\frac{N_{S}}{N_{P}R_{L}}\right\{\frac{1}{CL_{S}}(sR_{L}C + 1 + D) + \frac{1}{D^{\dagger}}(s^{2} + 2\zeta w_{o}s + w_{o}^{2})\right\}}$$

$$s^2 + 2\zeta w_0 s + w_0^2$$

#### APPENDIX C

# Data Provision of Simulation and Computer Simulation Program

In Appendix C a detailed expression for calculation of coefficients in each element of matrices which represent the small-signal model of fly-back power supply and meet the input requirements of LISA 360 program, a FORTRAN program designed to accept the circuit parameters and then to calculate those coefficients, and the LISA simulation program for this power supply are presented.

### C.1 Expressions for Coefficient Calculation

From Chapter 5 each entry of dynamics matrices are listed below:

$$\begin{split} \Delta + & F_{D1}F_{V}F_{M} = s^{2} + 2\zeta w_{o}s + w_{o}^{2} + \{[w_{o}^{2}/(DD')](sR_{C}C+1)\} \\ & - [w_{o}^{2}/(R_{L}D')][(R_{C}/w_{o}^{2})s^{2} + ((2R_{C}\zeta/w_{o})+L_{e})s \\ & + (R_{e}+(R_{C}/D'))]\} \cdot V_{o}F_{M} \cdot (1+sR_{4}C_{1})[1+sC_{2}((R_{5}GQ+1)/GQ)][GQ/(C_{1}+C_{3})]\{s[1+(sR_{4}C_{1}C_{3}/(C_{1}+C_{3}))] \cdot (1+sR_{5}C_{2})\}^{-1} \end{split}$$

$$F_{D1}F_{C}F_{M} = \{ (w_{o}^{2}/DD') (sR_{C}C+1) - (w_{o}^{2}/R_{L}D') [ (R_{C}/w_{o}^{2}) s^{2} + ((2R_{C}\zeta/w_{o})+L_{e}) s + R_{e} + (R_{C}/D') ] \} F_{C}F_{M}V_{o}$$

$$\begin{split} F_{D2}F_{V}F_{M} &= \{ [N_{S}/(N_{P}R_{L}CL_{S})] (sR_{L}C+1+D) + [N_{S}/(N_{P}D^{\dagger}R_{L})] \\ & (s^{2}+2\zeta w_{o}s+w_{o}^{2}) \}.V_{o}F_{M}(1+sR_{4}C_{1}) [1+sC_{2}((R_{5}GQ+1) \\ & /GQ) ].[GQ/(C_{1}+C_{3})].\{s[1+(sR_{4}C_{1}C_{3})/(C_{1}+C_{3})] \\ & (1+sR_{5}C_{2})\}^{-1} \end{split}$$

$$\begin{array}{l} \Delta + \ F_{D2}F_{C}F_{M} = s^{2} + 2\zeta w_{o}s + w_{o}^{2} + \{[N_{S}/(N_{P}R_{L}CL_{S})].\\ & (sR_{L}C+1+D) + [N_{S}/(N_{P}D^{\dagger}R_{L})](s^{2}+2\zeta w_{o}s+w_{o}^{2})\}.F_{C}\\ & F_{M}V_{o} \\ \\ F_{U11} = [(N_{S}w_{o}^{2}D)/(D^{\dagger}N_{P})](sR_{C}C + 1) \\ \\ F_{U12} = R_{C}(s^{2} + z_{1}s + w_{o}^{2}z_{2}) \\ \\ F_{U21} = (D^{2}/L_{P})[s + 1/(R_{L}C)] \\ \\ F_{U22} = -[(DD^{\dagger}N_{P})/(L_{P}N_{S}C)](sR_{C}C + 1) \\ \end{array}$$

Note that

$$z_1 = 2w_0 + (1/R_CC) - (R_C/L_e)$$
;  $L_e = L_S/D'^2$   
 $z_2 = (R_e/R_C) + (D/D')$ ;  $R_e = R_S/D'^2$   
 $\zeta = (w_0/2) \{ (L_e/R_L) + [R_e + (R_C/D')]C \}$   
 $w_0^2 = (L_eC)^{-1}$   
 $GQ = \{ [1 + (R_3/R_1) + (R_3/R_2)]R_1 \}^{-1}$   
 $D(s) = s [1 + sR_4(C_1C_3)/(C_1+C_3)](1 + sR_5C_2)$ 

Let

Therefore,

Let 
$$G_1 = B_1B_2$$
,  $G_2 = B_1 + B_2$ ,  $G_3 = 1 + K_5F_CF_M$ ,

$$G_4 = A_1 + (K_4 E_1 + K_5 A_1) F_C F_M$$
,  $G_5 = A_2 + (K_4 K_6 + K_5 A_2) F_C F_M$   
Then,

$$D(s) (\Delta + F_{D2}F_{C}F_{M}) = G_{3}G_{1} s^{5} + (G_{1}G_{4} + G_{2}G_{3}) s^{4} + (G_{1}G_{5} + G_{2}G_{4} + G_{3}) s^{3} + (G_{2}G_{5} + G_{4}) s^{2} + G_{5} s$$

$$D(s)F_{U11} = K_7A_3B_1B_2 s^4 + \{K_7[B_1B_2 + A_3(B_1 + B_2)]\} s^3 + K_7(B_1 + B_2 + A_3) s^2 + K_7 s$$

$$D(s)F_{U21} = K_8B_1B_2 s^4 + \{(K_8/E_1)[B_1B_2+E_1(B_1+B_2)]\} s^3 + (K_8/E_1)(B_1+B_2+E_1) s^2 + (K_8/E_1) s$$

$$D(s)F_{U12} = R_CB_1B_2 s^5 + R_C(z_1B_1B_2 + B_1 + B_2) s^4 + R_C.$$

$$[w_o^2z_2B_1B_2 + z_1(B_1 + B_2) + 1] s^3 + R_C[w_o^2z_2(B_1 + B_2) + z_1] s^2 + R_Cw_o^2z_2 s$$

$$D(s)F_{U22} = K_9A_3B_1B_2 s^4 + \{K_9[B_1B_2 + A_3(B_1 + B_2)]\} s^3 + K_9(B_1 + B_2 + A_3) s^2 + K_9 s$$

The system loop gain is given below:

$$T = -\frac{1}{\Delta} - F_M (F_V F_{D1} + F_C F_{D2})$$

Let 
$$G_7 = -K_2A_4D_1D_2$$
  
 $G_8 = [D_1D_2(K_1A_3-K_2A_5) - K_2A_4(D_1+D_2)]$   
 $G_9 = [(D_1+D_2)(K_1A_3-K_2A_5) + D_1D_2(K_1-K_2A_6) - K_2A_4]$   
 $G_{10} = [(K_1A_3-K_2A_5) + (D_1+D_2)(K_1-K_2A_6)]$   
 $G_{11} = K_1 - K_2A_6$   
 $G_{01} = K_5B_1B_2$   
 $G_{02} = K_5(B_1+B_2) + B_1B_2(K_4E_1+K_5A_1)$   
 $G_{03} = K_5 + (K_4E_1+K_5A_1)(B_1+B_2) + B_1B_2(K_4K_6+K_5A_2)$ 

$$G_{O4} = K_4 E_1 + K_5 A_1 + (B_1 + B_2) (K_4 K_6 + K_5 A_2)$$
 $G_{O5} = K_4 K_6 + K_5 A_2$ 

Then, the numerator of T is:

$$\begin{array}{l} {\rm F_{M}} \{ & ({\rm F_{C}G_{O1}}) \ {\rm s^5} \ + \ [{\rm F_{C}G_{O2}} + {\rm K_{3}G_{7}}] \ {\rm s^4} \ + \ [{\rm F_{C}G_{O3}} + {\rm K_{3}G_{8}}] \ {\rm s^3} \\ \\ & + \ [{\rm F_{C}G_{O4}} + {\rm K_{3}G_{9}}] \ {\rm s^2} \ + \ [{\rm F_{C}G_{O5}} + {\rm K_{3}G_{10}}] \ {\rm s} \ + \ {\rm G_{11}K_{3}} \ \} \\ \end{array}$$

and the denominator of T is:

## C.2 FORTRAN Program for Coefficients Calculation

```
C
 C THIS PROGRAM IS DESIGNED TO ACCEPT THE CIRCUIT PARAMETERS AND THEN TO
 C GENERATE THE ELEMENTS OF THE NODE MATRIX AND INPUT VECTOR FOR LISA 360
 C PROGRAM.
 C
 C THE UNITS OF THOSE PARAMETERS ARE: RESISTANCE IN OHM, CAPACITANCE IN FARD,
 C INDUCTANCE IN H, CURRENT IN AMP, VOLTAGE IN VOLT, FREQUENCIES IN HZ, PHASE
 C IN DEGREE, AND TIME IN SEC.
 C THIS PROGRAM IS CODED BY CROWN-SEN SHIEH, EE DEPT., YSU, OH 44555
 С
 C THE CIRCUIT PARAMETERS ARE VI, VO, RP, NP, NS, RS, RC, C, RL, TP, LP,
 C LS, D, DPL(THESE COME FROM FLY-BACK POWER STAGE), C1, C2, C3, R1, R2, R3
 C R4, R5, RSW AND N (THESE COME FROM ERROR PROCESSOR).
 C
       REAL VI, VO, RP, NP, NS, RS, RC, C, RL, TP, LP, LS, D, DPL
       REAL C1, C2, C3, R1, R2, R3, R4, R5, RSW, N, LE, RE, WO2
       REAL WO, Z1, Z2, ZATA, GQ, FC, FM, A1, A2, A3, A4, A5, A6
       REAL B1, B2, D1, D2, E1, K1, K2, K3, K4, K5, K6, K7, K8, K9
       REAL G1, G2, G3, G4, G5, G6, G7, G8, G9, G10, G11, G01, G02, G03, G04, G05
       READ(1, *) VI, VO, RP, NP, NS, RS, RC, C, RL, TP, LP, LS, D, DPL
       READ(1,*) C1, C2, C3, R1, R2, R3, R4, R5, RSW, N
       LE=LS/(DPL*DPL)
       RE=RS/(DPL*DPL)
       WO2=1/(LE*C)
       WO=SQRT(WO2)
       Z1=2*WO+(1/(RC*C))-(RC/LE)
       Z2=(RE/RC)+(D/DPL)
       ZATA=(WO/2)*((LE/RL)+(RE+(RC/DPL))*C)
       GQ=1/((1+(R3/R1)+(R3/R2))*R1)
       FC=RSW/N
       FM=(2*N*LP*VO)/(VI*RSW*TP)
       A1=2*ZATA*WO
       A2=(WO)**2
      A3=RC*C
       A4=RC/(W0**2)
       A5=LE+((2*RC*ZATA)/WO)
       A6=RE+(RC/DPL)
       B1=(R4*C1*C3)/(C1+C3)
      B2=R5*C2
      D1=R4*C1
      D2=C2*((R5*GQ+1)/GQ)
      E1=RL*C
      K1=(WO**2)/(D*DPL)
      K2=(WO**2)/(RL*DPL)
      K3=GQ/(C1+C3)
      K4=NS/(NP*RL*C*LS)
      K5=NS/(NP*DPL*RL)
      K7=(NS*(WO**2)*D)/(DPL*NP)
      K8 = (D**2)/LP
      K9=-(D*DPL*NP)/(LP*NS*C)
C
C COMPUTE EACH ENTRY OF THE NODE MATRIX IN SEQUENCE AS: ENM11, ENM12, ENM21
C AND ENM22.
C
C ENM11 = (ENM11A)*S**5 + (ENM11B)*S**4 + (ENM11C)*S**3 + (ENM11D)*S**2 +
```

```
(ENM11E)*S**1 + (ENM11F)*S**0
С
C
      ENM11A=B1*B2
      ENM11B=(A1*B1*B2)+B1+B2-(D1*D2*K2*A4*K3*FM)
      ENM11X=(A2*B1*B2)+(A1*(B1+B2))+1
      ENM11C=ENM11X+((D1*D2*(K1*A3-K2*A5)-K2*A4*(D1+D2))*FM*K3)
      ENM11Y=A2*(B1+B2)+A1
      ENM11Z=D1*D2*(K1-K2*A6)
      ENM11D=ENM11Y+((ENM11Z+(D1+D2)*(K1*A3-K2*A5)-K2*A4)*FM*K3)
      ENM11E=A2+((K1*A3-K2*A5+(D1+D2)*(K1-K2*A6))*FM*K3)
      ENM11F=(K1-K2*A6)*FM*K3
С
С
C ENM12 = (ENM12A)*S**5 + (ENM12B)*S**4 + (ENM12C)*S**3 + (ENM12D)*S**2 +
          (ENM12E)*S**1 + (ENM12F)*S**0
C
C
      ENM12A=FC*FM*(-K2*A4*B1*B2)
      ENM12B=(B1*B2*(K1*A3-K2*A5)-K2*A4*(B1+B2))*FC*FM
      ENM12C=(B1*B2*(K1-K2*A6)+(B1+B2)*(K1*A3-K2*A5)-K2*A4)*FC*FM
      ENM12D=((B1+B2)*(K1-K2*A6)+(K1*A3-K2*A5))*FC*FM
      ENM12E=(K1-K2*A6)*FC*FM
      ENM12F=0.0
С
С
C ENM21 = (ENM21A)*S**4 + (ENM21B)*S**3 + (ENM21C)*S**2 + (ENM21D)*S**1 +
          (ENM21E)*S**0
C
C
      ENM21A=K3*FM*D1*D2*K5
      ENM21B=(K5*(D1+D2)+D1*D2*(K4*E1+K5*A1))*K3*FM
      ENM21C=(K5+(D1+D2)*(K4*E1+K5*A1)+D1*D2*(K4*K6+A2*K5))*K3*FM
      ENM21D=((K4*E1+K5*A1)+(D1+D2)*(K4*K6+A2*K5))*K3*FM
      ENM21E=(K4*K6+A2*K5)*K3*FM
C
C ENM22 = (ENM22A)*S**5 + (ENM22B)*S**4 + (ENM22C)*S**3 + (ENM22D)*S**2 +
C
          (ENM22E)*S**1 + (ENM22F)*S**0
C
      G1=B1*B2
      G2 = B1 + B2
      G3=1+(K5*FC*FM)
      G4=A1+((K4*E1+K5*A1)*FC*FM)
      G5=A2+((K4*K6+K5*A2)*FC*FM)
      ENM22A=G1*G3
      ENM22B=G1*G4+G2*G3
      ENM22C=G1*G5+G2*G4+G3
      ENM22D=G2*G5+G4
      ENM22E=G5
      ENM22F=0.0
      WRITE(2, 10)
      FORMAT(3X, 'THE COEFFICIENTS OF ENM11 ARE : '//)
 10
      WRITE(2, *) ENM11A, ENM11B, ENM11C, ENM11D, ENM11E, ENM11F
      WRITE(2, 20)
      FORMAT(3X, 'THE COEFFICIENTS OF THE ENM12 ARE: '//)
 20
      WRITE(2, *) ENM12A, ENM12B, ENM12C, ENM12D, ENM12E, ENM12F
      WRITE(2, 30)
      FORMAT(3X, 'THE COEFFICIENTS OF THE ENM21 ARE: '//)
 30
      WRITE(2, *) ENM21A, ENM21B, ENM21C, ENM21D, ENM21E
      WRITE(2, 40)
      FORMAT(3X, 'THE COEFFICIENTS OF THE ENM22 ARE: '//)
 40
      WRITE(2, *) ENM22A, ENM22B, ENM22C, ENM22D, ENM22E, ENM22F
C
```

```
C COMPUTE THE INPUT VECTOR OF VI, EU11 AND EU21
С
C EU11 = (EU11A)*S**4 + (EU11B)*S**3 + (EU11C)*S**2 + (EU11D)*S**1 + (EU11E)
С
      EU11A=K7*A3*B1*B2
      EU11B=K7*(B1*B2+A3*(B1+B2))
      EU11C=K7*(B1+B2+A3)
      EU11D=K7
      EU11E=0.0
С
С
C EU21 = (EU21A)*S**4 + (EU21B)*S**3 + (EU21C)*S**2 + (EU21D)*S**1 + (EU21E)
      EU21A=K8*B1*B2
      EU21B=(K8/E1)*(B1*B2+E1*(B1+B2))
      EU21C=(K8/E1)*(B1+B2+E1)
      EU21D=K8/E1
      EU21E=0.0
С
C
C
C COMPUTE THE INPUT VECTOR OF IO, EU12 AND EU22
C = (EU12A)*S**5 + (EU12B)*S**4 + (EU12C)*S**3 + (EU12D)*S**2 +
         (EU12E)*S**1 + (EU12F)*S**0
C
С
C
      EU12A=RC*B1*B2
      EU12B=RC*(Z1*B1*B2+B1+B2)
      EU12C=RC*(WO2*Z2*B1*B2+Z1*(B1+B2)+1)
      EU12D=RC*(WO2*Z2*(B1+B2)+Z1)
      EU12E=RC*WO2*Z2
      EU12F=0.0
С
С
C EU22 = (EU22A)*S**4 + (EU22B)*S**3 + (EU22C)*S**2 + (EU22D)*S**1 + (EU22E)
      EU22A=K9*A3*B1*B2
      EU22B=K9*(B1*B2+A3*(B1+B2))
      EU22C=K9*(B1+B2+A3)
      EU22D=K9
      EU22E=0.0
      WRITE(2.50)
     FORMAT(3X, 'THE INPUT VECTOR OF VI ARE EU11 AND EU21. THE COEFFICIENTS
     C OF THE EU11 ARE: '//)
      WRITE(2, *) EU11A, EU11B, EU11C, EU11D, EU11E
      WRITE(2,60)
      FORMAT(3X, 'THE COEFFICIENTS OF THE EU21 ARE: '//)
      WRITE(2, *) EU21A, EU21B, EU21C, EU21D, EU21E
      WRITE(2, 70)
     FORMAT(3X, 'THE INPUT VECTORS OF IO ARE EU12 AND EU22. THE COEFFICIENTS
     C OF THE EU12 ARE: '//)
      WRITE(2, *) EU12A, EU12B, EU12C, EU12D, EU12E, EU12F
      WRITE(2,80)
      FORMAT(3X, 'THE COEFFICIENTS OF THE EU22 ARE: '//)
 80
      WRITE(2, *) EU22A, EU22B, EU22C, EU22D, EU22E
C
C
```

```
C
C
C COMPUTE THE COEFFICIENTS OF SYSTEM LOOP GAIN: T=(1/DELTA)*FM*(FV*FD1+FC*FD2)
C THE COEFFICIENTS OF THE NUMERATOR OF THE SYSTEM LOOP GAIN IS ETN.
C THE COEFFICIENT FORMAT: SCALE FACTOR, DEGREE, COEFFICIENTS IN DESCENDING
C ORDER.
C
C
      G7=-K2*A4*D1*D2
      G8=(D1*D2*(K1*A3-K2*A5)-K2*A4*(D1+D2))
      G9=((D1+D2)*(K1*A3-K2*A5)+D1*D2*(K1-K2*A6)-K2*A4)
      G10=((K1*A3-K2*A5)+(D1+D2)*(K1-K2*A6))
      G11=K1-K2*A6
      GO1=K5*B1*B2
      GO2=K5*(B1+B2)+B1*B2*(K4*E1+K5*A1)
      GO3=K5+(K4*E1+K5*A1)*(B1+B2)+B1*B2*(K4*K6+K5*A2)
      GO4=(K4*E1+K5*A1)+(B1+B2)*(K4*K6+K5*A2)
      GO5=K4*K6+K5*A2
      ETNA=FM
      ETNB=5.0
      ETNC=FC*GO1
      ETND=FC*GO2+K3*G7
      ETNE=FC*GO3+K3*G8
      ETNF=FC*G04+K3*G9
      ETNG=FC*G05+K3*G10
      ETNH=G11*K3
C
C THE COEFFICIENTS OF THE DENOMINATOR OF THESYSTEM LOOP GAIN ARE ETD.
С
C THE COEFFICIENTS FORMAT IS THE SAME AS THAT OF NUMERATOR.
C
      ETDA=1.0
      ETDB=5.0
      ETDC=B1*B2
      ETDD=A1*B1*B2+(B1+B2)
      ETDE=A2*B1*B2+A1*(B1+B2)+1
      ETDF=A2*(B1+B2)+A1
    ETDG=A2
     ETDH=0.0
     WRITE(2,90)
    FORMAT(3X, 'THE COEFFICIENTS OF THE NUMERATOR OF T ARE: (IN DESCEND
    CING ORDER)'//)
     WRITE(2, *) ETNA, ETNB, ETNC, ETND, ETNE, ETNF, ETNG, ETNH
     WRITE(2, 100)
100 FORMAT(3X, 'THE COEFFICIENTS OF THE DENOMINATOR OF T ARE: (IN DESCE
    CNDING ORDER)'//)
     WRITE(2, *)ETDA, ETDB, ETDC, ETDD, ETDE, ETDF, ETDG, ETDH
     END
```

### C.3 LISA Simulation Program

```
TITLE, COMPUTER SIMULATION FOR MULTI-LOOP CONTROL FLY-BACK SMPS
READ, MATRIX
   1, 1, 4, 0. 263472975E-05, -0. 191525459, 34090. 0234, ...
          0.212994227E+10, 0.157952246E+13
   1, 2, 4, -0. 199417718E-05, -0. 705040455, 23137. 0234, ...
          0.131362534E+10, 0.0
   2, 1, 3, 3. 02852154, 195575. 437, 404625920. 0, ...
          0.195606807E+12
   2, 2, 4, 0. 766206995E-05, 3. 23873711, 125975. 062, ...
          183992208.0,0.0
   1, 3, 4, 0. 461077647E-07, 0. 192948468E-01, 684. 457275, ...
          1225560.0,0.0
   2, 3, 3, -0. 892036041E-04, -36. 5681763, -1029083. 56, ...
          0.0
DEFINE, VO=V(1)
DEFINE, DETYS=X(0)
DEFINE, NS=X(1)
COMPUTE, POLY, VO, DETYS, NS
COMPUTE, BODE, VO
DATA, FREQUENCY=1, 10. 0E6, 150, HZ, LOG
LABEL, OUTPUT IMPEDANCE = VO/IO
CHANGE, MATRIX, ADD
   1, 3, 3, 0.815099629E-04, 33.4142456, 940327.000,...
          0.0
   2, 3, 3, 0. 224883028E-03, 85. 5128479, 60534. 2969, ...
          0.0
COMPUTE, POLY, VO, DETYS, NS
COMPUTE, BODE, VO
DATA, FREQUENCY=1, 10. 0E6, 150, HZ, LOG
PPLOT
LABEL, AUDIOSUSCEPTIBILITY = VO/VI
READ, TS
   COEFF, 7. 78507328, 4, 0. 645766931E-06,...
          0. 132001162, 19591. <u>8</u>281, 291751168. 0, 0. 202891264E+12
   COEFF, 1. 0, 4, 0. 263472975E-05,...
          1.00978661, 3770.66235, 21314080.0, 0.0
COMPUTE, POLY, TS
COMPUTE, BODE, TS
DATA, FREQUENCY=1, 10.0E6, 150, HZ, LOG
PPLOT
LABEL, THE SYSTEM LOOP GAIN = TS
EXIT
```

#### REFERENCES

- [1] Switchmode Application Manual, Switzerland: Motorola Inc., 1980.
- [2] R. D. Middlebrook and S. Cuk, "A General Unified Approach to Modeling Converter Power Stages," IEEE Power Electronics Specalists Conference, Record, Jun. 1977.
- [3] I. J. Nagrath and M. Gopal, <u>Control Systems Engineering</u>, pp. 432-436, New Delhi: Wiley Eastern Limited, 1975.
- [4] LISA 360 A Program for Linear System Analysis, IBM, New York, 1968.
- [5] F. C. Lee, M. F. Mahmound, and Y. Yu, Application Handbook for A Standardized Control Module for DC/DC Converters, NASA report, NAS-CR-165172, Vol. I, pp. 54-59, Apr. 1980.
- [6] R. D. Middlebrook and Slobodan Cuk, Advances in Switched-mode Power Conversion, Vol. I and II, pp. 279-284, Pasadena, California: TESLAco., 1983.
- [7] B. H. Cho and F. C. Lee, "Measurement of Loop Gain with The Digital Modulator," <u>IEEE Power Electronics</u> <u>Specialists Conference</u>, Record, pp. 363-373, Jun. 1984.
- [8] F. C. Lee, <u>User Design Handbook for a Standardized Control Module for DC/DC Converters</u>, NASA report, NAS-CR-165173, Vol. II, pp. 35-43, Apr. 1980.
- [9] Philip C. Todd, "Automating The Measurement of Converter Dynamic Properties," Proceedings of Powercon 7, pp. 13-1-13-14, Mar. 1980.